參數(shù)資料
型號: AD9511BCPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 6/60頁
文件大?。?/td> 0K
描述: IC CLOCK DIST 5OUT PLL 48LFCSP
標(biāo)準(zhǔn)包裝: 750
類型: 扇出緩沖器(分配),除法器
PLL:
輸入: 時(shí)鐘
輸出: CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:5
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.2GHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
AD9511
Rev. A | Page 14 of 60
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CLK1 = 400 MHz
555
fs rms
Calculated from SNR of ADC method;
FC = 100 MHz with AIN = 170 MHz
CMOS (OUT3) = 100 MHz (B Output On)
Divide Ratio = 4
All LVPECL = 50 MHz
Interferer(s)
CMOS (OUT4) = 50 MHz (B Output On)
Interferer(s)
DELAY BLOCK ADDITIVE TIME JITTER1
Incremental additive jitter
100 MHz Output
Delay FS = 1 ns (1600 μA, 1C) Fine Adj. 00000
0.61
ps
Delay FS = 1 ns (1600 μA, 1C) Fine Adj. 11111
0.73
ps
Delay FS = 2 ns (800 μA, 1C) Fine Adj. 00000
0.71
ps
Delay FS = 2 ns (800 μA, 1C) Fine Adj. 11111
1.2
ps
Delay FS = 3 ns (800 μA, 4C) Fine Adj. 00000
0.86
ps
Delay FS = 3 ns (800 μA, 4C) Fine Adj. 11111
1.8
ps
Delay FS = 4 ns (400 μA, 4C) Fine Adj. 00000
1.2
ps
Delay FS = 4 ns (400 μA, 4C) Fine Adj. 11111
2.1
ps
Delay FS = 5 ns (200 μA, 1C) Fine Adj. 00000
1.3
ps
Delay FS = 5 ns (200 μA, 1C) Fine Adj. 11111
2.7
ps
Delay FS = 11 ns (200 μA, 4C) Fine Adj. 00000
2.0
ps
Delay FS = 11 ns (200 μA, 4C) Fine Adj. 00100
2.8
ps
1 This value is incremental. That is, it is in addition to the jitter of the LVDS or CMOS output without the delay. To estimate the total jitter, the LVDS or CMOS output jitter
should be added to this value using the root sum of the squares (RSS) method.
PLL AND DISTRIBUTION PHASE NOISE AND SPURIOUS
Table 7.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
PHASE NOISE AND SPURIOUS
Depends on VCO/VCXO selection. Measured at LVPECL
clock outputs; ABP = 6 ns; ICP = 5 mA; Ref = 30.72 MHz.
VCXO = 245.76 MHz,
FPFD = 1.2288 MHz; R = 25, N = 200
VCXO is Toyocom TCO-2112 245.76.
245.76 MHz Output
Divide by 1.
Phase Noise @100 kHz Offset
<145
dBc/Hz
Dominated by VCXO phase noise.
Spurious
<97
dBc
First and second harmonics of FPFD.
Below measurement floor.
61.44 MHz Output
Divide by 4.
Phase Noise @100 kHz Offset
<155
dBc/Hz
Dominated by VCXO phase noise.
Spurious
<97
dBc
First and second harmonics of FPFD.
Below measurement floor.
相關(guān)PDF資料
PDF描述
AD9512UCPZ-EP-R7 IC CLOCK DIST 5OUT PLL 48LFCSP
AD9512UCPZ-EP IC CLOCK DIST 5OUT PLL 48LFCSP
AD9513BCPZ-REEL7 IC CLOCK DIST 3OUT PLL 32LFCSP
AD9514BCPZ-REEL7 IC CLOCK DIST 3OUT PLL 32LFCSP
AD9515BCPZ-REEL7 IC CLOCK DIST 2OUT PLL 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9511-VCO/PCB 制造商:Analog Devices 功能描述:EVAL BD FOR AD9511 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,D - Bulk
AD9512 制造商:AD 制造商全稱:Analog Devices 功能描述:800 MHz Clock Distribution IC,1.5 GHz Inputs, Dividers, Delay Adjust, Five Outputs
AD9512/PCB 制造商:Analog Devices 功能描述:Evaluation Kit For 1.2 GHZ Clock Distribution IC, 1.6 GHZ Inputs, Dividers, Delay Adjust, Five Outputs 制造商:Analog Devices 功能描述:EVAL KIT FOR 1.2 GHZ CLOCK DISTRIBUTION IC, 1.6 GHZ INPUTS, - Bulk
AD9512/PCBZ 功能描述:BOARD EVAL FOR AD9512 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9512BCPZ 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)