- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1986 > AD9286BCPZRL7-500 (Analog Devices Inc)IC ADC 8BIT SPI/SRL 500M 48LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9286BCPZRL7-500 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 8/28頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC 8BIT SPI/SRL 500M 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 500M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 330mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個(gè)差分，雙極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD9286
Data Sheet
Rev. B | Page 16 of 28
CLOCK INPUT CONSIDERATIONS
For optimum performance, clock the AD9286 sample clock inputs,
CLK+ and CLK (and, optionally, AUXCLK+ and AUXCLK),
with a differential signal. The signal is typically ac-coupled into
the CLK+ and CLK pins via a transformer or capacitors.
Clock Input Options
The AD9286 has a very flexible clock input structure. The clock
input can be an LVDS, LVPECL, or sine wave signal. Each con-
figuration that is described in this section applies to both CLK+
and CLK and AUXCLK+ and AUXCLK, when necessary.
Figure 26 and Figure 27 show two preferred methods for clocking
the AD9286. A low jitter clock source is converted from a single-
ended signal to a differential signal using either an RF transformer
or an RF balun. The back-to-back Schottky diodes across the
transformer/balun secondary limit clock excursions into the
AD9286 to approximately 0.8 V p-p differential.
This limit helps prevent the large voltage swings of the clock
from feeding through to other portions of the AD9286, while
preserving the fast rise and fall times of the signal that are
critical to low jitter performance.
0.1F
SCHOTTKY
DIODES:
HSM2822
50 100
CLK–
CLK+
ADC
Mini-Circuits
ADT1-1WT, 1:1 Z
XFMR
CLOCK
INPUT
09338-
027
Figure 26. Transformer-Coupled Differential Clock
0.1F
SCHOTTKY
DIODES:
HSM2822
1nF
50
CLK–
CLK+
ADC
CLOCK
INPUT
09338-
028
Figure 27. Balun-Coupled Differential Clock
If a low jitter clock source is not available, another option is to
ac couple a differential PECL signal to the sample clock input
excellent jitter performance.
10
0
0.1F
240
50k
CLK–
CLK+
ADC
AD951x
PECL DRIVER
CLOCK
INPUT
CLOCK
INPUT
09338-
029
Figure 28. Differential PECL Sample Clock
A third option is to ac couple a differential LVDS signal to the
sample clock input pins, as shown in Figure 29. The AD9510/
clock drivers offer excellent jitter performance.
10
0
0.1F
50k
CLK–
CLK+
ADC
AD951x
LVDS DRIVER
CLOCK
INPUT
CLOCK
INPUT
09338-
030
Figure 29. Differential LVDS Sample Clock
Clocking Modes
The AD9286 powers up as a single-channel converter with inter-
leaving enabled. In this mode, a single high speed clock, driving
CLK+ and CLK, is divided down into two half-speed clocks
running 180° out of phase with each other, each driving their
respective ADC core. By strapping the two analog inputs together
externally, the AD9286 operates as a single 500 MSPS ADC.
Because the high sample rate is achieved by interleaving two
ADC cores, mismatch between the cores, board layout, and
clock timing can cause unwanted distortion. The AD9286 has
been designed with two well-matched ADC cores to minimize
mismatch. To aid the user in removing timing errors, the AD9286
provides both fine and coarse timing adjustments, per channel,
through SPI. These features are available at Register 0x37 (fine)
and Register 0x38 (coarse).
The AD9286 supports a mode that allows the user to provide
two separate half-speed clocks, bypassing the internal clock
timing circuits and permitting external control of the clock
timing relationship for each interleave channel. When the sample
mode is set to simultaneous (Address 0x09, Bit 3 = 1) and the
AUXCLKEN pin is tied to DRVDD, the AD9286 expects a second
clock on its auxiliary clock input (AUXCLK+, AUXCLK).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9287BCPZRL7-100 | IC ADC 8BIT QUAD 100MSPS 48LFCSP |
| AD9288BSTZ-100 | IC ADC 8BIT DUAL 100MSPS 48-LQFP |
| AD9289BBC | IC ADC 8BIT QUAD 65MSPS 64CSPBGA |
| AD9410BSVZ | IC ADC 10BIT 210MSPS 80-TQFP |
| AD9411BSVZ-170 | IC ADC 10BIT 170MSPS 100TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9287 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9287-100EB | 制造商:Analog Devices 功能描述: |
| AD9287-100EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9287-100EBZ | 功能描述:BOARD EVALUATION AD9287 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| AD9287ABCPZ-100 | 功能描述:IC ADC 8BIT SRL 100MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。