參數(shù)資料
型號(hào)： AD7739BRU-REEL7
廠商： ANALOG DEVICES INC
元件分類： ADC
英文描述： 8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
中文描述： 8-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO24
封裝： MS-153AD, TSSOP-24
文件頁(yè)數(shù)： 6/32頁(yè)
文件大小： 380K
代理商： AD7739BRU-REEL7
AD7739
TIMING SPECIFICATIONS
Table 2. (AV
DD
= 5 V ± 5%; DV
DD
= 2.7 V to 3.6 V, or 5 V ± 5%; Input Logic 0 = 0 V; Logic 1 = DV
DD
;
unless otherwise noted.)
1
Parameter
Min
Typ
Max
Master Clock Range
1
6.144
1
4
t
1
50
t
2
500
Read Operation
t
4
0
t
52
0
60
0
80
t
5A2, 3
0
60
0
80
t
6
50
t
7
50
t
8
0
t
94
10
80
Write Operation
t
11
0
t
12
30
t
13
25
t
14
50
t
15
50
t
16
0
Rev. 0 | Page 6 of 32
Unit
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Test Conditions/Comments
Reduced Power Mode
SYNC Pulsewidth
RESET Pulsewidth
CS Falling Edge to SCLK Falling Edge Setup Time
SCLK Falling Edge to Data Valid Delay
DV
DD
of 4.75 V to 5.25 V
DV
DD
of 2.7 V to 3.3 V
CS Falling Edge to Data Valid Delay
DV
DD
of 4.75 V to 5.25 V
DV
DD
of 2.7 V to 3.3 V
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS Rising Edge after SCLK Rising Edge Hold Time
Bus Relinquish Time after SCLK Rising Edge
CS Falling Edge to SCLK Falling Edge Setup
Data Valid to SCLK Rising Edge Setup Time
Data Valid after SCLK Rising Edge Hold Time
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS Rising Edge after SCLK Rising Edge Hold Time
1
Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DV
DD
) and timed from a voltage level of
1.6 V. See Figure 2 and Figure 3.
2
These numbers are measured with the load circuit of Figure 4 and defined as the time required for the output to cross the V
OL
or V
OH
limits.
3
This specification is relevant only if CS goes low while SCLK is low.
4
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 4. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the Timing Specifications are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
相關(guān)PDF資料
PDF描述
AD79024 LC2MOS 20-Bit Data Acquisition System
AD8152 34 x 34, 3.2 Gbps Asynchronous Digital Crosspoint Switch
AD8152-EVAL 34 x 34, 3.2 Gbps Asynchronous Digital Crosspoint Switch
AD8152JBP 34 x 34, 3.2 Gbps Asynchronous Digital Crosspoint Switch
AD82550A Stereo Digital Audio Amplifier with Headphone Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7739BRUZ 功能描述:IC ADC 24BIT 8-CH 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7739BRUZ 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 15.1KSPS, TSSOP-24
AD7739BRUZ-REEL7 功能描述:IC ADC 24BIT 8CH SIG-DEL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD773A 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 20 MSPS Monolithic A/D Converter
AD773AJD 制造商:Analog Devices 功能描述:ADC Single Pipelined 20Msps 10-bit Parallel 28-Pin CDIP 制造商:Rochester Electronics LLC 功能描述:IC, 10-BIT 20 MSPS ADC - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*