- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10664 > AD7731BRZ (Analog Devices Inc)IC ADC 24BIT SIGMA-DELTA 24-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7731BRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 42/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 24-SOIC |
| 標(biāo)準(zhǔn)包裝： | 31 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 6.4k |
| 數(shù)據(jù)接口： | DSP，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 125mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 3 個差分，單極；3 個差分，雙極；5 個偽差分，單極；5 個偽差分，雙極 |
| 產(chǎn)品目錄頁面： | 779 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7731EBZ-ND - BOARD EVALUATION FOR AD7731 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁
AD7731
–7–
REV. 0
FASTSTEP
FILTER
CHOP
ANALOG
INPUT
DIGITAL
OUTPUT
BUFFER
SKIP
OUTPUT
SCALING
22-TAP
FIR FILTER
THE ANALOG INPUT TO THE PART
CAN BE CHOPPED. IN CHOPPING MODE,
THE INPUT IS CHOPPEDAND THE OUTPUT OF
THE FIRST STAGE FILTER IS CHOPPED
REMOVING ERRORS IN THAT PATH.
THE DEFAULT CONDITION IS
CHOPPING DISABLED
THE FIRST STAGE OF THE DIGITAL
FILTERING ON THE PART IS THE
SINC3 FILTER. THE OUTPUT UPDATE
RATE AND BANDWIDTH OF THIS
FILTER CAN BE PROGRAMMED. IN
SKIP MODE, THE SINC3 FILTER IS
THE ONLY FILTERING PERFORMED
ON THE P3T.
IN SKIP MODE, THERE IS NO
SECOND STAGE OF FILTERING ON
THE PART. THE SINC3 FILTER IS
THE ONLY FILTERING PERFORMED
ON THE PART. THIS IS THE
SECOND STAGE FILTER
WITH SKIP DISABLED, THE NORMAL
OPERATING MODE OF THE SECOND STAGE
OF THE DIGITAL FILTERING ON THE PART IS
A FIXED 22-TAP FIR FILTER. IN SKIP MODE,
THIS FIR FILTER IS BYPASSED. WHEN
FASTSTEP MODE IS ENABLED AND A
STEP INPUT IS DETECTED, THE SECOND
STAGE FILTERING IS PERFORMED BY THE
FAST STEP FILTER UNTIL THE OUTPUT OF
THIS FILTER HAS FULLY SETTLED
THE OUTPUT WORD FROM THE
DIGITAL FILTER IS SCALED BY THE
CALIBRATION COEFFICIENTS
BEFORE BEING PROVIDED AS THE
CONVERSION RESULT
WHEN FASTSTEP MODE IS
ENABLED AND A STEP CHANGE ON
THE INPUT HAS BEEN DETECTED,
THE SECOND STAGE FILTERING IS
PERFORMED BY THE FASTSTEP
FILTER UNTIL THE FIR FILTER HAS
FULLY SETTLED.
THE OUTPUT OF THE FIRST STAGE
OF FILTERING ON THE PART CAN
BE CHOPPED. THE DEFAULT
CONDITION IS CHOPPING
DISABLED
THE PROGRAMMABLE GAIN
CAPABILITY OF THE PART IS
INCORPORATED AROUND THE
SIGMA DELTA MODULATOR.THE
MODULATOR PROVIDES A HIGH-
FREQUENCY 1-BIT DATA STREAM
TO THE DIGITAL FILTER.
THE INPUT SIGNAL IS BUFFERED
ON-CHIP BEFORE BEING APPLIED
TO THE SAMPLING CAPACITOR OF
THE SIGMA DELTA MODULATOR.
THIS ISOLATES THE SAMPLING
CAPACITOR CHARGING CURRENTS
FROM THE ANALOG INPUT PINS
PGA &
SIGMA-DELTA
MODULATOR
SINC3
FILTER
CHOP
INPUT CHOPPING
SINC3 FILTER
SKIP MODE
22-TAP FIR FILTER
OUTPUT SCALING
FASTSTEP FILTER
YY
OUTPUT CHOPPING
PGA & SIGMA-DELTA
MODULATOR
BUFFER
SEE PAGE 25
SEE PAGE 26
SEE PAGE 29
SEE PAGE 28
SEE PAGE 25
SEE PAGE 24
SEE PAGE 23
Figure 3. Signal Processing Chain
PIN CONFIGURATION
SCLK
MCLK IN
DGND
DVDD
SYNC
NC
RDY
CS
MCLK OUT
POL
DIN
DOUT
AGND
AVDD
AIN5
AIN1
STANDBY
14
1
2
24
23
5
6
7
20
19
18
3
4
22
21
817
916
10
15
11
TOP VIEW
(Not to Scale)
12
13
AD7731
RESET
REF IN(–)
REF IN(+)
AIN2
AIN3/D1
AIN4/D0
AIN6
NC = NO CONNECT
PIN FUNCTION DESCRIPTIONS
Pin
No.
Mnemonic
Function
1
SCLK
Serial Clock. Schmitt-Triggered Logic Input. An external serial clock is applied to this input to transfer
serial data to or from the AD7731. This serial clock can be a continuous clock with all data transmitted in a
continuous train of pulses. Alternatively, it can be a noncontinuous clock with the information being trans-
mitted to or from the AD7731 in smaller batches of data.
2
MCLK IN
Master Clock signal for the device. This can be provided in the form of a crystal/resonator or external clock.
A crystal/resonator can be tied across the MCLK IN and MCLK OUT pins. Alternatively, the MCLK IN
pin can be driven with a CMOS-compatible clock and MCLK OUT left unconnected. The part is specified
with a clock input frequency of 4.9152 MHz.
REV. A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2355IMSE-14#PBF | IC ADC 14BIT 3.5MSPS 10-MSOP |
| MAX9092AUA+T | IC COMPARATOR GP DUAL 8UMAX |
| VI-B13-MX-F4 | CONVERTER MOD DC/DC 24V 75W |
| LTC2356IMSE-14#PBF | IC ADC 14BIT 3.5MSPS 10-MSOP |
| VI-B13-MX-F3 | CONVERTER MOD DC/DC 24V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7731BRZ | 制造商:Analog Devices 功能描述:IC ADC 24BIT 5MSPS SOIC-24 |
| AD7731BRZ-REEL | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7731BRZ-REEL7 | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7731EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise High Throughput 24-Bit Sigma-Delta ADC(411.99 k) |
| AD7732 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。