參數(shù)資料
型號(hào)： AD7731BRZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 26/44頁(yè)
文件大?。?/td> 0K
描述： IC ADC 24BIT SIGMA-DELTA 24-SOIC
標(biāo)準(zhǔn)包裝： 31
位數(shù)： 24
采樣率（每秒）： 6.4k
數(shù)據(jù)接口： DSP，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 125mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 24-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 24-SOIC W
包裝： 管件
輸入數(shù)目和類型： 3 個(gè)差分，單極；3 個(gè)差分，雙極；5 個(gè)偽差分，單極；5 個(gè)偽差分，雙極
產(chǎn)品目錄頁(yè)面： 779 (CN2011-ZH PDF)
配用： EVAL-AD7731EBZ-ND - BOARD EVALUATION FOR AD7731
AD7731
–32–
REV. 0
USING THE AD7731
Clocking and Oscillator Circuit
The AD7731 requires a master clock input, which may be an
external CMOS compatible clock signal applied to the MCLK IN
pin with the MCLK OUT pin left unconnected. Alternatively, a
crystal or ceramic resonator of the correct frequency can be
connected between MCLK IN and MCLK OUT in which case
the clock circuit will function as an oscillator, providing the
clock source for the part. The input sampling frequency, the
modulator sampling frequency, the –3 dB frequency, output
update rate and calibration time are all directly related to the
master clock frequency, fCLK IN. Reducing the master clock
frequency by a factor of 2 will halve the above frequencies and
update rate and double the calibration time.
The crystal or ceramic resonator is connected across the MCLK
IN and MCLK OUT pins, as per Figure 15*. When using a
master clock frequency of 4.9152 MHz, C1 and C2 should both
have a value equal to 33 pF.
AD7731
CRYSTAL OR
CERAMIC
RESONATOR
C1
C2
MCLK IN
MCLK OUT
Figure 15. Crystal/Resonator Connections
The on-chip oscillator circuit also has a start-up time associated
with it before it has attained its correct frequency and correct
voltage levels. The typical start-up time for the circuit is 6 ms
with a DVDD of +5 V and 8 ms with a DVDD of +3 V.
The AD7731’s master clock appears on the MCLK OUT pin of
the device. The maximum recommended load on this pin is one
CMOS load. When using a crystal or ceramic resonator to gen-
erate the AD7731’s clock, it may be desirable to then use this
clock as the clock source for the system. In this case, it is recom-
mended that the MCLK OUT signal is buffered with a CMOS
buffer before being applied to the rest of the circuit.
System Synchronization
The
SYNC input allows the user to reset the modulator and
digital filter without affecting any of the setup conditions on the
part. This allows the user to start gathering samples of the ana-
log input from a known point in time, i.e., the rising edge of
SYNC.
If multiple AD7731s are operated from a common master clock,
they can be synchronized to update their output registers simul-
taneously. A falling edge on the
SYNC input resets the digital
filter and analog modulator and places the AD7731 into a con-
sistent, known state. While the
SYNC input is low, the AD7731
will be maintained in this state. On the rising edge of
SYNC,
the modulator and filter are taken out of this reset state and on
the next clock edge the part again starts to gather input samples.
In a system using multiple AD7731s, a common signal to their
SYNC inputs will synchronize their operation. This would nor-
mally be done after each AD7731 has performed its own cali-
bration or has had calibration coefficients loaded to it. The
output updates will then be synchronized with the maximum
possible difference between the output updates of the individual
AD7731s being one MCLK IN cycle.
Single-Shot Conversions
The
SYNC input can also be used as a start convert command
allowing the AD7731 to be operated in a conventional converter
fashion. In this mode, the rising edge of
SYNC starts conversion
and the falling edge of
RDY indicates when conversion is com-
plete. The disadvantage of this scheme is that the settling time
of the filter has to be taken into account for every data register
update.
Writing 0, 1, 0 to the MD2, MD1, MD0 bits of the Mode regis-
ter has the same effect. This initiates a single conversion on the
AD7731 with the part returning to idle mode at the end of
conversion. Once again, the full settling time of the filter has to
elapse before the Data Register is updated.
Note, if the FAST bit is set and the part operated in single con-
version mode, the AD7731 will continue to output results until
the
STDY bit goes to 0.
Reset Input
The
RESET input on the AD7731 resets all the logic, the digital
filter and the analog modulator while all on-chip registers are
reset to their default state.
RDY is driven high and the AD7731
ignores all communications to any of its registers while the
RESET input is low. When the RESET input returns high, the
AD7731 starts to process data and
RDY will return low after
the filter has settled indicating a valid new word in the data
register. However, the AD7731 operates with its default setup
conditions after a
RESET and it is generally necessary to set up
all registers and carry out a calibration after a
RESET command.
The AD7731’s on-chip oscillator circuit continues to function
even when the
RESET input is low. The master clock signal
continues to be available on the MCLK OUT pin. Therefore, in
applications where the system clock is provided by the AD7731’s
clock, the AD7731 produces an uninterrupted master clock
during
RESET commands.
Standby Mode
The
STANDBY input on the AD7731 allows the user to place
the part in a power-down mode when it is not required to
provide conversion results. The part can also be placed in its
standby mode by writing 0, 1, 1 to the MD2, MD1, MD0 bits
of the Mode Register. The AD7731 retains the contents of all its
on-chip registers (including the Data Register) while in standby
mode. Data can still be read from the part in Standby Mode.
The STBY bit of the Status Register indicates whether the part
is in standby or normal operating mode. When the
STANDBY
pin is taken high, the part returns to operating as it had been
prior to the
STANDBY pin going low.
The
STANDBY input (or 0, 1, 1 in the MD2, MD1, MD0 bits)
does not affect the digital interface. It does, however, set the
RDY bit and pin high and also sets the STDY bit high. When
STANDBY goes high again, RDY and STDY remain high until
set low by a conversion or calibration.
*The AD7731 has a capacitance of 5 pF on MCLK IN and 13 pF on MCLK
OUT.
REV. A
相關(guān)PDF資料
PDF描述
LTC2355IMSE-14#PBF IC ADC 14BIT 3.5MSPS 10-MSOP
MAX9092AUA+T IC COMPARATOR GP DUAL 8UMAX
VI-B13-MX-F4 CONVERTER MOD DC/DC 24V 75W
LTC2356IMSE-14#PBF IC ADC 14BIT 3.5MSPS 10-MSOP
VI-B13-MX-F3 CONVERTER MOD DC/DC 24V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7731BRZ 制造商:Analog Devices 功能描述:IC ADC 24BIT 5MSPS SOIC-24
AD7731BRZ-REEL 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7731BRZ-REEL7 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7731EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise High Throughput 24-Bit Sigma-Delta ADC(411.99 k)
AD7732 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*