- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10204 > AD7731BRZ-REEL7 (Analog Devices Inc)IC ADC 24BIT SIGMA-DELTA 24-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7731BRZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 7/44頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 24-SOIC |
| 標(biāo)準(zhǔn)包裝： | 400 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 6.4k |
| 數(shù)據(jù)接口： | DSP，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 125mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 3 個(gè)差分，單極；3 個(gè)差分，雙極；5 個(gè)偽差分，單極；5 個(gè)偽差分，雙極 |
| 配用： | EVAL-AD7731EBZ-ND - BOARD EVALUATION FOR AD7731 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
AD7731
–15–
REV. 0
Data Register (RS2-RS0 = 0, 0, 1); Power On/Reset Status: 000000 Hex
The Data Register on the part is a read-only register that contains the most up-to-date conversion result from the AD7731. Figure 5
shows a flowchart for reading from the registers on the AD7731. The register can be programmed to be either 16 or 24 bits wide,
determined by the status of the WL bit of the Mode Register. The
RDY output and RDY bit of the Status Register are set low when
the Data Register is updated. The
RDY pin and RDY bit will return high once the full contents of the register (either 16 or 24 bits)
have been read. If the Data Register has not been read by the time the next output update occurs, the
RDY pin and RDY bit will go
high for at least 158.5
× t
CLK IN indicating when a read from the Data Register should not be initiated to avoid a transfer from the
Data Register as it is being updated. Once the updating of the Data Register has taken place,
RDY returns low.
If the Communications Register data sets up the part for a write operation to this register, a write operation must actually take place
in order to return the part to where it is expecting a write operation to the Communications Register (the default state of the inter-
face). However, the 16 or 24 bits of data written to the part will be ignored by the AD7731.
Mode Register (RS2-RS0 = 0, 1, 0); Power-On/Reset Status: 0174 Hex
The Mode Register is a 16-bit register from which data can either be read or to which data can be written. This register configures
the operating modes of the AD7731, the input range selection, the channel selection and the word length of the Data Register. Table X
outlines the bit designations for the Mode Register. MR0 through MR15 indicate the bit location, MR denoting the bits are in the
Mode Register. MR15 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of
that bit. Figure 5 shows a flowchart for reading from the registers on the AD7731 and Figure 6 shows a flowchart for writing to the
registers on the part.
Table X. Mode Register
5
1
R
M4
1
R
M3
1
R
M2
1
R
M1
1
R
M0
1
R
M9
R
M8
R
M
)
0
(
2
D
M)
0
(
1
D
M)
0
(
0
D
M
B
)
0
(
U
/
)
0
(
N
E
D)
0
(
1
D)
0
(
0
D)
1
(
L
W
7
R
M6
R
M5
R
M4
R
M3
R
M2
R
M1
R
M0
R
M
)
0
(
F
E
R
I
H)
1
(
2
N
R)
1
(
1
N
R)
1
(
0
N
R)
0
(
O
B)
1
(
2
H
C)
0
(
1
H
C)
0
(
0
H
C
Bit
Location
Mnemonic
Description
MR15–MR13
MD2–MD0
Mode Bits. These three bits determine the mode of operation of the AD7731 as outlined in
Table XI. The modes are independent, such that writing new mode bits to the Mode Regis-
ter will exit the part from the mode in which it is operating and place it in the new requested
mode immediately after the Mode Register write. The function of the mode bits is described
in more detail below.
Table XI. Operating Modes
MD2
MD1
MD0
Mode of Operation
0
Sync (Idle) Mode
Power-On/Reset Default
0
1
Continuous Conversion Mode
0
1
0
Single Conversion Mode
0
1
Power-Down (Standby) Mode
1
0
Internal Zero-Scale Calibration
1
0
1
Internal Full-Scale Calibration
1
0
System Zero-Scale Calibration
1
System Full-Scale Calibration
REV. A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-2WZ-MY | CONVERTER MOD DC/DC 2V 20W |
| VI-2WZ-MW | CONVERTER MOD DC/DC 2V 40W |
| LTC1857IG#PBF | IC A/D CONV 8CH 12BIT 28-SSOP |
| VI-2WY-MY | CONVERTER MOD DC/DC 3.3V 33W |
| VI-2WY-MX | CONVERTER MOD DC/DC 3.3V 49.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7731EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise High Throughput 24-Bit Sigma-Delta ADC(411.99 k) |
| AD7732 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC |
| AD7732BRU | 功能描述:IC ADC 24BIT 2-CH 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7732BRU-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel |
| AD7732BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:2 DIFF CH :10V INPUT, 28-BIT SD ADC - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。