參數(shù)資料
型號(hào)： AD7731BRZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 14/44頁(yè)
文件大?。?/td> 0K
描述： IC ADC 24BIT SIGMA-DELTA 24-SOIC
標(biāo)準(zhǔn)包裝： 400
位數(shù)： 24
采樣率（每秒）： 6.4k
數(shù)據(jù)接口： DSP，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 125mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 24-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 24-SOIC W
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 3 個(gè)差分，單極；3 個(gè)差分，雙極；5 個(gè)偽差分，單極；5 個(gè)偽差分，雙極
配用： EVAL-AD7731EBZ-ND - BOARD EVALUATION FOR AD7731
AD7731
–21–
REV. 0
CALIBRATION OPERATION SUMMARY
The AD7731 contains a number of calibration options as outlined previously. Table XVI summarizes the calibration types, the op-
erations involved and the duration of the operations. There are two methods of determining the end of calibration. The first is to
monitor the hardware
RDY pin using either interrupt-driven or polling routines. The second method is to do a software poll of the
RDY bit in the Status Register. This can be achieved by setting up the part for continuous reads of the Status Register once a calibra-
tion has been initiated. The
RDY pin and RDY bit go high on initiating a calibration and return low at the end of the calibration
routine. At this time, the MD2, MD1, MD0 bits of the Mode Register have returned to 0, 0, 0. The FAST and SKIP bits are treated
as 0 for the calibration sequence so the full filter is always used for the calibration routines. See Calibration section for full details.
Table XVI. Calibration Operations
MD2, MD1, Duration to
RDY Duration to RDY
Calibration Type
MD0
Low (CHP = 1)
Low (CHP = 0)
Calibration Sequence
Internal Zero-Scale
1, 0, 0
22
× 1/Output Rate 24 × 1/Output Rate Calibration on internal shorted input with PGA set
for selected input range. The Offset Calibration
Register for the selected channel is updated at the
end of this calibration sequence. For full self-cali-
bration, this calibration should be preceded by an
Internal Full-Scale calibration. For applications
which require an Internal Zero-Scale and System
Full Scale calibration, this Internal Zero-Scale
calibration should be performed first.
Internal Full-Scale
1, 0, 1
44
× 1/Output Rate 48 × 1/Output Rate Calibration on internally-generated input full-scale
with PGA set for selected input range. The Gain
Calibration Register for the selected channel is
updated at the end of this calibration sequence. It is
recommended that internal full-scale calibrations
are performed on the operating input range except
for the 20 mV and 40 mV input ranges where opti-
mum results are achieved by calibrating on the
80 mV range. This calibration should be followed
by either an Internal Zero-Scale or System Zero-
Scale calibration. This calibration should be fol-
lowed by either an Internal Zero-Scale or System
Zero-Scale calibration. This zero-scale calibration
should be performed at the operating input range.
System Zero-Scale
1, 1, 0
22
× 1/Output Rate 24 × 1/Output Rate Calibration on externally-applied input voltage with
PGA set for selected input range. The input applied
is assumed to be the zero-scale of the system. For
full system calibration, this System Zero-Scale
calibration should be performed first. For applica-
tions which require a System Zero-Scale and Inter-
nal Full Scale calibration, this calibration should be
preceded by the Internal Full-Scale calibration. The
Offset Calibration Register for the selected channel
is updated at the end of this calibration sequence.
System Full-Scale
1, 1, 1
22
× 1/Output Rate 24 × 1/Output Rate Calibration on externally-applied input voltage with
PGA set for selected input range. The input applied
is assumed to be the full-scale of the system. This
calibration should be preceded by a System Zero-
Scale or Internal Zero-Scale calibration. The Gain
Calibration Register for the selected channel is
updated at the end of this calibration sequence.
REV. A
相關(guān)PDF資料
PDF描述
VI-2WZ-MY CONVERTER MOD DC/DC 2V 20W
VI-2WZ-MW CONVERTER MOD DC/DC 2V 40W
LTC1857IG#PBF IC A/D CONV 8CH 12BIT 28-SSOP
VI-2WY-MY CONVERTER MOD DC/DC 3.3V 33W
VI-2WY-MX CONVERTER MOD DC/DC 3.3V 49.5W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7731EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise High Throughput 24-Bit Sigma-Delta ADC(411.99 k)
AD7732 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
AD7732BRU 功能描述:IC ADC 24BIT 2-CH 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7732BRU-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel
AD7732BRU-REEL7 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:2 DIFF CH :10V INPUT, 28-BIT SD ADC - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*