參數(shù)資料
型號(hào)： AD7730LBRZ
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 43/53頁(yè)
文件大?。?/td> 0K
描述： IC ADC TRANSDUCER BRIDGE 24SOIC
標(biāo)準(zhǔn)包裝： 31
位數(shù)： 24
通道數(shù)： 1
功率（瓦特）： 125mW
電壓 - 電源，模擬： 4.75 V ~ 5.25 V
電壓 - 電源，數(shù)字： 2.7 V ~ 5.25 V
封裝/外殼： 24-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 24-SOIC W
包裝： 管件
產(chǎn)品目錄頁(yè)面： 779 (CN2011-ZH PDF)
配用： EVAL-AD7730LEBZ-ND - BOARD EVALUATION FOR AD7730
EVAL-AD7730EBZ-ND - BOARD EVAL FOR AD7730
AD7730/AD7730L
–48–
OUTPUT NOISE AND RESOLUTION SPECIFICATION
The AD7730L can be programmed to operate in either chop mode or nonchop mode. The chop mode can be enabled in ac-excited
or dc-excited applications; it is optional in dc-excited applications, but chop mode must be enabled in ac-excited applications. These
options are discussed in more detail in earlier sections. The chop mode has the advantage of lower drift numbers and better noise
immunity, but the noise is approximately 20% higher for a given –3 dB frequency and output data rate. It is envisaged that the major-
ity of weigh-scale users of the AD7730L will operate the part in chop mode to avail themselves of the excellent drift performance and
noise immunity when chopping is enabled. The following tables outline the noise performance of the part in both chop and nonchop
modes over all input ranges for a selection of output rates.
Output Noise (CHP = 1)
This mode is the primary mode of operation of the device. Table XXI shows the output rms noise for some typical output update
rates and –3 dB frequencies for the AD7730 when used in chopping mode (CHP of Filter Register = 1) with a master clock
frequency of 2.4576 MHz. These numbers are typical and are generated at a differential analog input voltage of 0 V. The output
update rate is selected via the SF0 to SF11 bits of the Filter Register. Table XXII, meanwhile, shows the output peak-to-peak resolu-
tion in counts for the same output update rates. The numbers in brackets are the effective peak-to-peak resolution in bits (rounded to
the nearest 0.5 LSB). It is important to note that the numbers in Table XXII represent the resolution for which there will be no code
flicker within a six-sigma limit. They are not calculated based on rms noise, but on peak-to-peak noise.
The numbers are generated for the bipolar input ranges. When the part is operated in unipolar mode, the output noise will be the
same as the equivalent bipolar input range. As a result, the numbers in Table XXI will remain the same for unipolar ranges while the
numbers in Table II will change. To calculate the numbers for Table XXII for unipolar input ranges simply divide the peak-to-peak
resolution number in counts by two or subtract one from the peak-to-peak resolution number in bits.
Table XXI. Output Noise vs. Input Range and Update Rate (CHP = 1)
Typical Output RMS Noise in nV
Output
–3 dB
SF
Settling Time
Input Range
Data Rate Frequency
Word
Normal Mode
Fast Mode
= 80 mV
= 40 mV
= 20 mV
= 10 mV
25 Hz
0.98 Hz
2048
920 ms
120 ms
245
140
105
70
50 Hz
1.97 Hz
1024
460 ms
60 ms
340
220
160
100
75 Hz
2.96 Hz
683
306 ms
40 ms
420
270
170
110
100 Hz*
3.95 Hz
512
230 ms
30 ms
500
290
180
130
200 Hz
7.9 Hz
256
115 ms
15 ms
650
490
280
165
*Power-On Default
Table XXII. Peak-to-Peak Resolution vs. Input Range and Update Rate (CHP = 1)
Peak-to-Peak Resolution in Counts (Bits)
Output
–3 dB
SF
Settling Time
Input Range
Data Rate Frequency
Word
Normal Mode
Fast Mode
= 80 mV
= 40 mV
= 20 mV
= 10 mV
25 Hz
0.98 Hz
2048
920 ms
120 ms
110k (17)
94k (16.5)
64k (16)
46k (15.5)
50 Hz
1.97 Hz
1024
460 ms
60 ms
80k (16.5)
60k (16)
42k (15.5)
33k (15)
75 Hz
2.96 Hz
683
306 ms
40 ms
62k (16)
50k (15.5)
39k (15)
31k (15)
100 Hz*
3.95 Hz
512
230 ms
30 ms
53k (15.5)
46k (15.5)
36k (15)
25k (14.5)
200 Hz
7.9 Hz
256
115 ms
15 ms
44k (15.5)
27k (15)
24k (14.5)
20k (14.5)
*Power-On Default
Output Noise (CHP = 0)
Table XXIII shows the output rms noise for some typical output update rates and –3 dB frequencies for the AD7730L when used in
nonchopping mode (CHP of Filter Register = 0) with a master clock frequency of 2.4576 MHz. These numbers are typical and are
generated at a differential analog input voltage of 0 V. The output update rate is selected via the SF0 to SF11 bits of the Filter Regis-
ter. Table XXIV, meanwhile, shows the output peak-to-peak resolution in counts for the same output update rates. The numbers in
brackets are the effective peak-to-peak resolution in bits (rounded to the nearest 0.5 LSB). It is important to note that the numbers in
Table XXIV represent the resolution for which there will be no code flicker within a six-sigma limit. They are not calculated based on
rms noise, but on peak-to-peak noise.
The numbers are generated for the bipolar input ranges. When the part is operated in unipolar mode, the output noise will be the
same as the equivalent bipolar input range. As a result, the numbers in Table XXIII will remain the same for unipolar ranges while
the numbers in Table XXIV will change. To calculate the number for Table XXIV for unipolar input ranges simply divide the peak-
to-peak resolution number in counts by two or subtract one from the peak-to-peak resolution number in bits.
REV. B
相關(guān)PDF資料
PDF描述
AD73311ARZ IC PROCESSOR FRONT END LP 20SOIC
VE-J5F-MW-F1 CONVERTER MOD DC/DC 72V 100W
VI-B6V-IV-S CONVERTER MOD DC/DC 5.8V 150W
AD73311LARSZ-REEL7 IC PROCESSOR FRONT END LP 20SSOP
MAX9031AXK+T IC COMPARATOR SGL SC70-5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7730LBRZ-REEL 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7731 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Noise, High Throughput 24-Bit Sigma-Delta ADC
AD7731BN 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:-
AD7731BNZ 功能描述:IC ADC 24BIT SIGMA-DELTA 24DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7731BR 功能描述:IC ADC 24BIT 24-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*