- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10756 > AD7730LBRZ (Analog Devices Inc)IC ADC TRANSDUCER BRIDGE 24SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7730LBRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/53頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC TRANSDUCER BRIDGE 24SOIC |
| 標準包裝： | 31 |
| 位數(shù)： | 24 |
| 通道數(shù)： | 1 |
| 功率（瓦特）： | 125mW |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 5.25 V |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 779 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7730LEBZ-ND - BOARD EVALUATION FOR AD7730 EVAL-AD7730EBZ-ND - BOARD EVAL FOR AD7730 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
AD7730/AD7730L
–24–
ANALOG INPUT
Analog Input Channels
The AD7730 contains two differential analog input channels, a
primary input channel, AIN1, and a secondary input channel,
AIN2. The input pairs provide programmable gain, differential
channels which can handle either unipolar or bipolar input
signals. It should be noted that the bipolar input signals are
referenced to the respective AIN(–) input of the input pair. The
secondary input channel can also be reconfigured as two digital
output port bits.
A two-channel differential multiplexer switches one of the two
input channels to the on-chip buffer amplifier. This multiplexer
is controlled by the CH0 and CH1 bits of the Mode Register.
When the analog input channel is switched, the
RDY output
goes high and the settling time of the part must elapse before a
valid word from the new channel is available in the Data Regis-
ter (indicated by
RDY going low).
Buffered Inputs
The output of the multiplexer feeds into a high impedance input
stage of the buffer amplifier. As a result, the analog inputs can
handle significant source impedances. This buffer amplifier has
an input bias current of 50 nA (CHP = 1) and 60 nA (CHP = 0).
This current flows in each leg of the analog input pair. The
offset current on the part is the difference between the input
bias on the legs of the input pair. This offset current is less than
10 nA (CHP = 1) and 30 nA (CHP = 0). Large source resis-
tances result in a dc offset voltage developed across the source
resistance on each leg, but matched impedances on the analog
input legs will reduce the offset voltage to that generated by the
input offset current.
Analog Input Ranges
The absolute input voltage range is restricted to between
AGND + 1.2 V to AVDD – 0.95 V, which also places restrictions
on the common-mode range. Care must be taken in setting up
the common-mode voltage and input voltage range so these
limits are not exceeded, otherwise there will be a degradation in
linearity performance.
In some applications, the analog input range may be biased
either around system ground or slightly below system ground. In
such cases, the AGND of the AD7730 must be biased negative
with respect to system ground so the analog input voltage does
not go within 1.2 V of AGND. Care should taken to ensure that
the differential between either AVDD or DVDD and this biased
AGND does not exceed 5.5 V. This is discussed in more detail
in the Applications section.
Programmable Gain Amplifier
The output from the buffer amplifier is summed with the output
of the 6-bit Offset DAC before it is applied to the input of the
on-chip programmable gain amplifier (PGA). The PGA can
handle four different unipolar input ranges and four bipolar
ranges. With the HIREF bit of the Mode Register at 0 and a
+2.5 V reference (or the HIREF bit at 1 and a +5 V reference),
the unipolar ranges are 0 mV to +10 mV, 0 mV to +20 mV,
0 mV to +40 mV, and 0 mV to +80 mV, while the bipolar ranges
are
±10 mV, ±20 mV, ±40 mV and ±80 mV. These are the
nominal ranges that should appear at the input to the on-chip
PGA.
Offset DAC
The purpose of the Offset DAC is to either add or subtract an
offset so the input range at the input to the PGA is as close as
possible to the nominal. If the output of the 6-bit Offset DAC is
0 V, the differential voltage ranges that appear at the analog
input to the part will also appear at the input to the PGA. If,
however, the Offset DAC has an output voltage other than 0 V,
the input range to the analog inputs will differ from that applied
to the input of the PGA.
The Offset DAC has five magnitude bits and one sign bit. The
sign bit determines whether the value loaded to the five magni-
tude bits is added to or subtracted from the voltage at the ana-
log input pins. Control of the Offset DAC is via the DAC
Register which is discussed previously in the On-Chip Registers
section. With a 5 V reference applied between the REF IN pins,
the resolution of the Offset DAC is 2.5 mV with a range that
allows addition or subtraction of 77.5 mV. With a 2.5 V refer-
ence applied between the REF IN pins, the resolution of the
Offset DAC is 1.25 mV with a range that allows addition or
subtraction of 38.75 mV.
Following is an example of how the Offset DAC works. If the
differential input voltage range the user had at the analog input
pins was +20 mV to +30 mV, the Offset DAC should be pro-
grammed to subtract 20 mV of offset so the input range to the
PGA is 0 mV to +10 mV. If the differential input voltage range
the user had at the analog input pins was –60 mV to +20 mV,
the Offset DAC should be programmed to add 20 mV of offset so
the input range to the PGA is
±40 mV.
Bipolar/Unipolar Inputs
The analog inputs on the AD7730 can accept either unipolar or
bipolar input voltage ranges. Bipolar input ranges do not imply
that the part can handle negative voltages with respect to system
ground on its analog inputs unless the AGND of the part is also
biased below system ground. Unipolar and bipolar signals on
the AIN(+) input are referenced to the voltage on the respective
AIN(–) input. For example, if AIN(–) is +2.5 V and the AD7730 is
configured for an analog input range of 0 to +10 mV with no
DAC offset correction, the input voltage range on the AIN(+)
input is +2.5 V to +2.51 V. Similarly, if AIN(–) is +2.5 V and the
AD7730 is configured for an analog input range of
±80 mV
with no DAC offset correction, the analog input range on the
AIN(+) input is +2.42 V to +2.58 V (i.e., 2.5 V
± 80 mV).
Bipolar or unipolar options are chosen by programming the
B/U
bit of the Mode Register. This programs the selected channel
for either unipolar or bipolar operation. Programming the chan-
nel for either unipolar or bipolar operation does not change any
of the input signal conditioning; it simply changes the data
output coding and the points on the transfer function where
calibrations occur. When the AD7730 is configured for unipolar
operation, the output coding is natural (straight) binary with a
zero differential voltage resulting in a code of 000 . . . 000, a
midscale voltage resulting in a code of 100 . . . 000 and a full-
scale input voltage resulting in a code of 111 . . . 111. When the
AD7730 is configured for bipolar operation, the coding is offset
binary with a negative full scale voltage resulting in a code of
000 . . . 000, a zero differential voltage resulting in a code of
100 . . . 000 and a positive full scale voltage resulting in a code
of 111 . . . 111.
REV. B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD73311ARZ | IC PROCESSOR FRONT END LP 20SOIC |
| VE-J5F-MW-F1 | CONVERTER MOD DC/DC 72V 100W |
| VI-B6V-IV-S | CONVERTER MOD DC/DC 5.8V 150W |
| AD73311LARSZ-REEL7 | IC PROCESSOR FRONT END LP 20SSOP |
| MAX9031AXK+T | IC COMPARATOR SGL SC70-5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7730LBRZ-REEL | 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7731 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise, High Throughput 24-Bit Sigma-Delta ADC |
| AD7731BN | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7731BNZ | 功能描述:IC ADC 24BIT SIGMA-DELTA 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7731BR | 功能描述:IC ADC 24BIT 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。