- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6655BCPZ-801 (Analog Devices, Inc.) IF Diversity Receiver PDF資料下載
參數(shù)資料
| 型號： | AD6655BCPZ-801 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | IF Diversity Receiver |
| 中文描述： | IF分集接收機 |
| 文件頁數(shù)： | 15/84頁 |
| 文件大小： | 2012K |
| 代理商： | AD6655BCPZ-801 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
AD6655
TIMING SPECIFICATIONS
Rev. 0 | Page 15 of 84
Table 9.
Parameter
SYNC TIMING REQUIREMENTS
t
SSYNC
t
HSYNC
SPI TIMING REQUIREMENTS
t
DS
t
DH
t
CLK
t
S
t
H
t
HIGH
t
LOW
t
EN_SDIO
Conditions
SYNC to the rising edge of CLK setup time
SYNC to the rising edge of CLK hold time
Setup time between the data and the rising edge of SCLK
Hold time between the data and the rising edge of SCLK
Period of the SCLK
Setup time between CSB and SCLK
Hold time between CSB and SCLK
Minimum period that SCLK should be in a logic high state
Minimum period that SCLK should be in a logic low state
Time required for the SDIO pin to switch from an input to an output
relative to the SCLK falling edge
Time required for the SDIO pin to switch from an output to an input
relative to the SCLK rising edge
Delay from rising edge of CLK+ to rising edge of SMI SCLK
Delay from rising edge of SMI SCLK to SMI SDO
Delay from rising edge of SMI SCLK to SMI SDFS
Min
2
2
40
2
2
10
10
10
Typ
0.24
0.4
Max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
DIS_SDIO
10
ns
SPORT TIMING REQUIREMENTS
t
CSSCLK
t
SSLKSDO
t
SSCLKSDFS
3.2
0.4
0.4
4.5
0
0
6.2
+0.4
+0.4
ns
ns
ns
Timing Diagrams
0
t
H
t
S
CLK+
DECIMATED
CMOS DATA
DECIMATED
FD DATA
CHANNEL A/B
FD BITS
CHANNEL A/B
FD BITS
CHANNEL A/B
FD BITS
CHANNEL A/B
DATA BITS
CHANNEL A/B
DATA BITS
CHANNEL A/B
DATA BITS
CHANNEL A/B
FD BITS
CHANNEL A/B
FD BITS
CHANNEL A/B
FD BITS
DECIMATED
DCOA/DCOB
t
PD
t
DCO
Figure 2. Decimated Noninterleaved CMOS Mode Data and Fast Detect Output Timing (Fast Detect Mode Select Bits = 000)
t
S
t
PD
t
DCO
t
H
CLK+
DECIMATED
CMOS DATA
CHANNEL A/B
DATA BITS
CHANNEL A/B
DATA BITS
DECIMATED
FD DATA
CHANNEL A/B
FD BITS
CHANNEL A/B
FD BITS
DECIMATED
DCOA/DCOB
CHANNEL A/B
DATA BITS
CHANNEL A/B
FD BITS
0
Figure 3. Decimated Noninterleaved CMOS Mode Data and Fast Detect Output Timing (Fast Detect Mode Select Bits = 001 Through Fast Detect Mode Select Bits = 100)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD667JN | Microprocessor-Compatible 12-Bit D/A Converter |
| AD667JP | Microprocessor-Compatible 12-Bit D/A Converter |
| AD667KN | Microprocessor-Compatible 12-Bit D/A Converter |
| AD667KP | Microprocessor-Compatible 12-Bit D/A Converter |
| AD668A | 12-Bit Ultrahigh Speed Multiplying D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6655BCPZRL7-125 | 制造商:Analog Devices 功能描述: |
| AD6655BCPZRL7-150 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD6657 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad IF Receiver |
| AD6657A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad IF Receiver |
| AD6657ABBCZ | 功能描述:IC QUAD IF RECEIVER 144BGA RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。