參數(shù)資料
型號(hào): AD6620PCB
廠商: Analog Devices, Inc.
英文描述: 65 MSPS Digital Receive Signal Processor
中文描述: 65 MSPS的數(shù)字接收信號(hào)處理器
文件頁數(shù): 2/43頁
文件大?。?/td> 354K
代理商: AD6620PCB
AD6620
–2–
REV. 0
I-RAM
256
3
20
C-RAM
256
3
20
Q-RAM
256
3
20
M
RCF
RCF
M
CICS
CIC5
SCALING
INTERLEAVE
DE-
INTERLEAVE
MULTI-
PLEXER
M
CICS
CIC2
SCALING
MULTI-
PLEXER
EXP
SCALING
FREQUENCY
TRANSLATOR
3
18
18
I
Q
16
INPUT
DATA
3
EXP[2:0]
16
IN[15:0]
COMPLEX
NCO
f
SAMP5
EXPLNV,
EXPOFF
TIMING
SYNC
I/O
CLK
A/B
RESET
SYNC RCF
SYNC CIC
SYNC NCO
PHASE
OFFSET
f
SAMP2
f
SAMP
MULTIPLEXER
SCALING, S
OUT
SERIAL
PARALLEL
16
23
23
DV
OUT
I/Q
OUT
A/B
OUT
PARALLEL
OUTPUTS
AND
SERIAL I/O
16
OUT[15:0]
SCLK
SDI
SDO
SDFS
SDFE
SBM
WL[1:0]
AD
SDIV[3:0]
RCF COEFFICIENTS
NUMBER OF TAPS
DECIMATE FACTOR
ADDRESS OFFSET
CIC2, CIC5
DECIMATE FACTORS
SCALE FACTORS
NCO FREQUENCY
PHASE OFFSET
DITHER
SYNC MASK
INPUT MODE
REAL, DUAL, COMPLEX
FIXED OR WITH EXPONENT
SYNC M/S
OUTPUT
SCALE
FACTOR
JTAG
TRST
TCK
TMS
TDI
TDO
MICROPROCESSOR INTERFACE
DS
D[7:0] A[2:0]
R/W
(
W/R
)
DTACK
(RDY)
CS
MODE PAR/SER
CONTROL REGISTERS
MICROPORT AND
SERIAL ACCESS
(
R/D
)
OUTPUT
Figure 1. Block Diagram
TABLE OF CONTENTS
GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . 1
ARCHITECTURE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
SPECIFICATIONS/TIMING . . . . . . . . . . . . . . . . . . . . . . . 4
ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . 11
EXPLANATION OF TEST LEVELS . . . . . . . . . . . . . . . . 11
ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
PIN FUNCTION DESCRIPTIONS . . . . . . . . . . . . . . . . . 12
PIN CONFIGURATIONS . . . . . . . . . . . . . . . . . . . . . . . . . 13
INPUT DATA PORT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
OUTPUT DATA PORT . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
FREQUENCY TRANSLATOR . . . . . . . . . . . . . . . . . . . . . 20
2ND ORDER CASCADED INTEGRATOR
COMB FILTER . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
5TH ORDER CASCADED INTEGRATOR
COMB FILTER . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
RAM COEFFICIENT FILTER . . . . . . . . . . . . . . . . . . . . . 25
CONTROL REGISTERS AND ON-CHIP RAM . . . . . . . 27
PROGRAMMING THE AD6620 . . . . . . . . . . . . . . . . . . . 29
MICROPORT CONTROL . . . . . . . . . . . . . . . . . . . . . . . . 31
SERIAL PORT CONTROL . . . . . . . . . . . . . . . . . . . . . . . . 34
JTAG BOUNDARY SCAN . . . . . . . . . . . . . . . . . . . . . . . . 36
APPLICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . 43
ARCHITECTURE
As shown in Figure 1, the AD6620 has four main signal pro-
cessing stages: a Frequency Translator, two Cascaded Integrator
Comb FIR Filters (CIC2, CIC5), and a RAM Coefficient FIR
Filter (RCF). Multiple modes are supported for clocking data
into and out of the chip. Programming and control is accom-
plished via serial and microprocessor interfaces.
Input data to the chip may be real or complex. If the input data
is real, it may be clocked in as a single channel or interleaved
with a second channel. The two-channel input mode, called
Diversity Channel Real, is typically used in diversity receiver
applications. Input data is clocked in 16-bit parallel words,
IN[15:0]. This word may be combined with exponent input bits
EXP[2:0] when the AD6620 is being driven by floating-point or
gain-ranging analog-to-digital converters such as the AD6600.
Frequency translation is accomplished with a 32-bit complex
Numerically Controlled Oscillator (NCO). Real data entering
this stage is separated into in-phase (I) and quadrature (Q)
components. This stage translates the input signal from a digital
intermediate frequency (IF) to baseband. Phase and amplitude
dither may be enabled on-chip to improve spurious performance
of the NCO. A phase offset word is available to create a known
phase relationship between multiple AD6620s.
Following frequency translation is a fixed coefficient, high speed
decimating filter that reduces the sample rate by a program-
mable ratio between 2 and 16. This is a second order, cascaded
integrator comb FIR filter shown as CIC2 in Figure 1. (Note:
Decimation of 1 in CIC2 requires 2
×
or greater clock into
AD6620). The data rate into this stage equals the input data
rate, f
SAMP
. The data rate out of CIC2, f
SAMP2
, is determined by
the decimation factor, M
CIC2
.
相關(guān)PDF資料
PDF描述
AD6620AS 65 MSPS Digital Receive Signal Processor
AD6620S 65 MSPS Digital Receive Signal Processor
AD6620 65 MSPS Digital Receive Signal Processor(采樣速率65MSPS的數(shù)字接收信號(hào)處理器)
AD6622AS Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP
AD6622PCB Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6620S 制造商:AD 制造商全稱:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor
AD6620S/PCB 制造商:Analog Devices 功能描述:DUAL CHANNEL DECIMATING RECEIV 制造商:Analog Devices 功能描述:SGNL PROCESSOR 169CSPBGA - Bulk
AD6622 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP
AD6622AS 制造商:Analog Devices 功能描述:Transmit Signal Processor 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:4 CHANNEL 65 MSPS DIGITAL UPCONVERTER - Bulk
AD6622PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP