- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5419 > AD640JP-REEL7 (Analog Devices Inc)IC AMP LOG 2.3MA 20PLCC PDF資料下載
參數(shù)資料
| 型號： | AD640JP-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/16頁 |
| 文件大小： | 0K |
| 描述： | IC AMP LOG 2.3MA 20PLCC |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 放大器類型： | 對數(shù) |
| 電路數(shù)： | 1 |
| -3db帶寬： | 350MHz |
| 電流 - 輸入偏壓： | 7µA |
| 電壓 - 輸入偏移： | 50µV |
| 電流 - 電源： | 35mA |
| 電流 - 輸出 / 通道： | 2.3mA |
| 電壓 - 電源，單路/雙路(±)： | ±4.5 V ~ 7.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 20-PLCC（9x9） |
| 包裝： | 帶卷 (TR) |
AD640
REV. C
–8–
50
A/dB, or 1 mA per decade. This scaling parameter is
trimmed to absolute accuracy using a 2 kHz square wave. At
frequencies near the system bandwidth, the slope is reduced due
to the reduced output of the limiter stages, but it is still rela-
tively insensitive to temperature variations so that a simple ex-
ternal slope adjustment in restore scaling accuracy.
The intercept position bias generator (Figure 17) removes the
pedestal current from the summed detector outputs. It is ad-
justed during manufacture such that the output (flowing into
Pin 14) is 1 mA when a 2 kHz square-wave input of exactly
±10 mV is applied to the AD640. This places the dc intercept at
precisely 1 mV. The LOG COM output (Pin 13) is the comple-
ment of LOG OUT. It also has a 1 mV intercept, but with an
inverted slope of –1 mA/decade. Because its pedestal is very
large (equivalent to about 100 dB), its intercept voltage is not
guaranteed. The intercept positioning currents include a special
internal temperature compensation (ITC) term which can be
disabled by connecting Pin 8 to ground.
The logarithmic function of the AD640 is absolutely calibrated
to within
±0.3 dB (or ±15 A) for 2 kHz square-wave inputs of
±1 mV to ±100 mV, and to within ±1 dB between ±750 V and
±200 mV. Figure 18 is a typical plot of the dc transfer function,
showing the outputs at temperatures of –55
°C, +25°C and
+125
°C. While the slope and intercept are seen to be little af-
fected by temperature, there is a lateral shift in the endpoints of
the “l(fā)inear” region of the transfer function, which reduces the
effective dynamic range. The cause of this shift is explained in
Fundamentals of Logarithmic Conversion section.
INPUT VOLTAGE – mV
2.5
0
0.1
OUTPUT
CURRENT
–
mA
1.0
10.0
100.0
1000.0
2
1
0
–1
–2
2.0
1.5
1.0
0.5
–0.5
+125 C
+25 C
–55 C
+25 C
+125 C
–55 C
ABSOLUTE
ERROR
–
dB
Figure 18. Logarithmic Output and Absolute Error vs. DC
or Square Wave Input at TA = –55°C, +25 °C, Input Direct
to Pins 1 and 20
The on chip attenuator can be used to handle input levels 20 dB
higher, that is, from
±7.5 mV to ±2 V for dc or square wave
inputs. It is specially designed to have a positive temperature
coefficient and is trimmed to position the intercept at 10 mV dc
(or –24 dBm for a sinusoidal input) over the full temperature
range. When using the attenuator the internal bias compensa-
tion should be disabled by grounding Pin 8. Figure 19 shows
the output at –55
°C, +25°C, +85°C and +125°C for a single
AD640 with the attenuator in use; the curves overlap almost
perfectly, and the lateral shift in the transfer function does not
occur. Therefore, the full dynamic range is available at all
temperatures.
The output of the final limiter is available in differential form at
Pins 10 and 11. The output impedance is 75
to ground from
either pin. For most input levels, this output will appear to have
INPUT VOLTAGE – mV
2.5
0
1
OUTPUT
CURRENT
–
mA
10
100
1000
10000
1
0
–1
–2
2.0
1.5
1.0
0.5
–0.5
+25 C
+85 C
+125 C
–55 C
ABSOLUTE
ERROR
–
dB
Figure 19. Logarithmic Output and Absolute Error vs. DC
or Square Wave Input at TA = –55°C, +25°C, +85 °C and
+125
°C, Input via On-Chip Attenuator
roughly a square waveform. The signal path may be extended
using these outputs (see OPERATION OF CASCADED
AD640s). The logarithmic outputs from two or more AD640s
can be directly summed with full accuracy.
A pair of 1 k
applications resistors, RG1 and RG2 (Figure 17)
are accessed via Pins 15, 16 and 17. These can be used to con-
vert an output current to a voltage, with a slope of 1 V/decade
(using one resistor), 2 V/decade (both resistors in series) or
0.5 V/decade (both in parallel). Using all the resistors from two
AD640s (for example, in a cascaded configuration) ten slope
options from 0.25 V to 4 V/decade are available.
FUNDAMENTALS OF LOGARITHMIC CONVERSION
The conversion of a signal to its equivalent logarithmic value
involves a nonlinear operation, the consequences of which can be
very confusing if not fully understood. It is important to realize
from the outset that many of the familiar concepts of linear
circuits are of little relevance in this context. For example, the
incremental gain of an ideal logarithmic converter approaches
infinity as the input approaches zero. Further, an offset at the
output of a linear amplifier is simply equivalent to an offset at
the input, while in a logarithmic converter it is equivalent to a
change of amplitude at the input—a very different relationship.
We assume a dc signal in the following discussion to simplify the
concepts; ac behavior and the effect of input waveform on cali-
bration are discussed later. A logarithmic converter having a
voltage input VIN and output VOUT must satisfy a transfer func-
tion of the form
VOUT = VY LOG (VIN/VX)
Equation (1)
where Vy and Vx are fixed voltages which determine the scaling
of the converter. The input is divided by a voltage because the
argument of a logarithm has to be a simple ratio. The logarithm
must be multiplied by a voltage to develop a voltage output.
These operations are not, of course, carried out by explicit com-
putational elements, but are inherent in the behavior of the
converter. For stable operation, VX and VY must be based on
sound design criteria and rendered stable over wide temperature
and supply voltage extremes. This aspect of RF logarithmic
amplifier design has traditionally received little attention.
When VIN = VX, the logarithm is zero. VX is, therefore, called
the Intercept Voltage, because a graph of VOUT versus LOG (VIN)
—ideally a straight line—crosses the horizontal axis at this point
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSW-125-17-L-S | CONN HEADER 25POS .100" SGL GOLD |
| 52284-3 | CONN RING 20AWG #10 RED/RED |
| 8020.0521.PT | FUSE 5A 250VAC AXIAL SLOW |
| 8-320576-2 | CONN RING 10-12AWG #5/16 YELLOW |
| TSW-126-17-L-S | CONN HEADER 26POS .100" SGL GOLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD640JPZ | 功能描述:IC AMP LOG 2.3MA 20PLCC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有關(guān)文件:TS1854A View All Specifications 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.25 V/µs 增益帶寬積:630kHz -3db帶寬:- 電流 - 輸入偏壓:16nA 電壓 - 輸入偏移:1000µV 電流 - 電源:162µA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):1.8 V ~ 6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 |
| AD640JPZ-REEL7 | 功能描述:IC AMP LOG 2.3MA 20PLCC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD640T | 制造商:AD 制造商全稱:Analog Devices 功能描述:DC-Coupled Demodulating 120 MHz Logarithmic Amplifier |
| AD640TCHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:DC-Coupled Demodulating 120 MHz Logarithmic Amplifier |
| AD640TD | 制造商:AD 制造商全稱:Analog Devices 功能描述:DC-Coupled Demodulating 120 MHz Logarithmic Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。