- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5419 > AD640JP-REEL7 (Analog Devices Inc)IC AMP LOG 2.3MA 20PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD640JP-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP LOG 2.3MA 20PLCC |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 放大器類型： | 對(duì)數(shù) |
| 電路數(shù)： | 1 |
| -3db帶寬： | 350MHz |
| 電流 - 輸入偏壓： | 7µA |
| 電壓 - 輸入偏移： | 50µV |
| 電流 - 電源： | 35mA |
| 電流 - 輸出 / 通道： | 2.3mA |
| 電壓 - 電源，單路/雙路(±)： | ±4.5 V ~ 7.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 20-PLCC（9x9） |
| 包裝： | 帶卷 (TR) |
AD640
REV. C
–7–
CIRCUIT DESCRIPTION
The AD640 uses five cascaded limiting amplifiers to approxi-
mate a logarithmic response to an input signal of wide dynamic
range and wide bandwidth. This type of logarithmic amplifier
has traditionally been assembled from several small scale ICs
and numerous external components. The performance of these
semidiscrete circuits is often unsatisfactory. In particular, the
logarithmic slope and intercept (see FUNDAMENTALS OF
LOGARITHMIC CONVERSION) are usually not very stable
in the presence of supply and temperature variations even after
laborious and expensive individual calibration. The AD640
employs high precision analog circuit techniques to ensure sta-
bility of scaling over wide variations in supply voltage and tem-
perature. Laser trimming, using ac stimuli and operating
conditions similar to those encountered in practice, provides fully
calibrated logarithmic conversion.
Each of the amplifier/limiter stages in the AD640 has a small
signal voltage gain of 10 dB (
×3.162) and a –3 dB bandwidth of
350 MHz. Fully differential direct coupling is used throughout.
This eliminates the many interstage coupling capacitors usually
required in ac applications, and simplifies low frequency signal
processing, for example, in audio and sonar systems. The
AD640 is intended for use in demodulating applications. Each
stage incorporates a detector (a full wave transconductance
rectifier) whose output current depends on the absolute value of
its input voltage.
Figure 16 is a simplified schematic of one stage of the AD640.
All transistors in the basic cell operate at near zero collector to
base voltage and low bias currents, resulting in low levels of ther-
mally induced distortion. These arise when power shifts from one
set of transistors to another during large input signals. Rapid
recovery is essential when a small signal immediately follows a
large one. This low power operation also contributes signifi-
cantly to the excellent long-term calibration stability of the AD640.
The complete AD640, shown in Figure 17, includes two bias
regulators. One determines the small signal gain of the amplifier
stages; the other determines the logarithmic slope. These bias
regulators maintain a high degree of stability in the resulting
function by compensating for potentially large uncertainties
in transistor parameters, temperature and supply voltages. A
third biasing block is used to accurately control the logarithmic
intercept.
By summing the signals at the output of the detectors, a good
approximation to a logarithmic transfer function can be achieved.
The lower the stage gain, the more accurate the approximation,
but more stages are then needed to cover a given dynamic
range. The choice of 10 dB results in a theoretical periodic
Q3
Q4
Q5
Q6
Q7
Q8
1.09mA
PTAT
1.09mA
PTAT
R2
85
565 A
Q2
R1
85
Q1
Q9
LOG OUT
565 A
Q10
LOG COM
2.18mA
PTAT
R4
75
R3
75
SIG OUT
SIG IN
COMMON
–VS
Figure 16. Simplified Schematic of a Single AD640 Stage
deviation or ripple in the transfer function of
±0.15 dB from the
ideal response when the input is either a dc voltage or a square
wave. The slope of the transfer function is unaffected by the
input waveform; however, the intercept and ripple are waveform
dependent (see EFFECT OF WAVEFORM ON INTERCEPT).
The input will usually be an amplitude modulated sinusoidal
carrier. In these circumstances the output is a fluctuating current at
twice the carrier frequency (because of the full wave detection)
whose average value is extracted by an external low-pass filter,
which recovers a logarithmic measure of the baseband signal.
Circuit Operation
With reference to Figure 16, the transconductance pair Q7, Q8
and load resistors R3 and R4 form a limiting amplifier having a
small signal gain of 10 dB, set by the tail current of nominally
2.18 mA at 27
°C. This current is basically proportional to abso-
lute temperature (PTAT) but includes additional current to
compensate for finite beta and junction resistance. The limiting
output voltage is
±180 mV at 27°C and is PTAT. Emitter fol-
lowers Q1 and Q2 raise the input resistance of the stage, provide
level shifting to introduce collector bias for the gain stage and
detectors, reduce offset drift by forming a thermally balanced
quad with Q7 and Q8 and generate the detector biasing across
resistors R1 and R2.
Transistors Q3 through Q6 form the full wave detector, whose
output is buffered by the cascodes Q9 and Q10. For zero input
Q3 and Q5 conduct only a small amount (a total of about
32
A) of the 565 A tail currents supplied to pairs Q3–Q4 and
Q5–Q6. This “pedestal” current flows in output cascode Q9 to
the LOG OUT node (Pin 14). When driven to the peak output
of the preceding stage, Q3 or Q5 (depending on signal polarity)
conducts lost of the tail current, and the output rises to 532
A.
The LOG OUT current has thus changed by 500
A as the
input has changed from zero to its maximum value. Since the
detectors are spaced at 10 dB intervals, the output increases by
ATN OUT
AMPLIFIER/LIMITER
FULL-WAVE
DETECTOR
ATN LO
ATN COM
SIG +IN
SIG –IN
ATN COM
COM
27
30
270
ATN IN
1k
RG1
RG0
RG2
–VS
BL1
+VS
LOG OUT
LOG COM
SIG +OUT
SIG –OUT
BL2
ITC
20
1
INTERCEPT POSITIONING BIAS
19
3
2
4
18
5
6
GAIN BIAS REGULATOR
AMPLIFIER/LIMITER
FULL-WAVE
DETECTOR
AMPLIFIER/LIMITER
FULL-WAVE
DETECTOR
10dB
AMPLIFIER/LIMITER
FULL-WAVE
DETECTOR
10dB
AMPLIFIER/LIMITER
FULL-WAVE
DETECTOR
17
16
14
13
1k
7
11
10
9
8
12
SLOPE BIAS REGULATOR
15
10dB
Figure 17. Block Diagram of the Complete AD640
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSW-125-17-L-S | CONN HEADER 25POS .100" SGL GOLD |
| 52284-3 | CONN RING 20AWG #10 RED/RED |
| 8020.0521.PT | FUSE 5A 250VAC AXIAL SLOW |
| 8-320576-2 | CONN RING 10-12AWG #5/16 YELLOW |
| TSW-126-17-L-S | CONN HEADER 26POS .100" SGL GOLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD640JPZ | 功能描述:IC AMP LOG 2.3MA 20PLCC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有關(guān)文件:TS1854A View All Specifications 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.25 V/µs 增益帶寬積:630kHz -3db帶寬:- 電流 - 輸入偏壓:16nA 電壓 - 輸入偏移:1000µV 電流 - 電源:162µA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):1.8 V ~ 6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 |
| AD640JPZ-REEL7 | 功能描述:IC AMP LOG 2.3MA 20PLCC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD640T | 制造商:AD 制造商全稱:Analog Devices 功能描述:DC-Coupled Demodulating 120 MHz Logarithmic Amplifier |
| AD640TCHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:DC-Coupled Demodulating 120 MHz Logarithmic Amplifier |
| AD640TD | 制造商:AD 制造商全稱:Analog Devices 功能描述:DC-Coupled Demodulating 120 MHz Logarithmic Amplifier |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。