參數(shù)資料
型號: AD606
廠商: Analog Devices, Inc.
元件分類: 運動控制電子
英文描述: 50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output(50MHz,帶限幅輸出80dB解調(diào)對數(shù)放大器)
中文描述: 50兆赫,80分貝限解調(diào)與輸出(50MHz時,帶限幅輸出80dB的對數(shù)放大器,解調(diào)對數(shù)放大器)
文件頁數(shù): 7/12頁
文件大小: 474K
代理商: AD606
AD606
REV. 0
–7–
For operation above 10 MHz, it is not necessary to add the
external capacitors CF1, CF2, and C
Z
, although an improve-
ment in low frequency noise can be achieved by so doing (see
APPLICATIONS). Note that the offset control loop does not
materially affect the low-frequency cutoff at high input levels,
when the offset voltage is swamped by the signal.
Power-Up Interface
The AD606 features a power-saving mode, controlled by the
logic level at Pin 14 (PRUP). When powered down, the quies-
cent current is typically 65
μ
A, or about 325
μ
W. A CMOS logi-
cal HIGH applied to PRUP activates both internal references,
and the system becomes fully functional within about
3.5
μ
s. When this input is a CMOS logical LOW, the system
shuts down to the quiescent level within about 5
μ
s.
The power-up time is somewhat dependent on the signal level
and can be degraded by mismatch of the input coupling capaci-
tors. The explanation is as follows. When the AD606 makes the
transition from powered-down to fully active, the dc bias voltage
at the input nodes INHI and INLO (about +2.5 V) inevitably
changes slightly, as base current in the input transistors flows in
the bias resistors. In fact, first-order correction for this is in-
cluded in the specially designed offset buffer amplifier, but even
a few millivolts of change at these inputs represents a significant
equivalent “dBm” level.
Now, if the coupling capacitors do not match exactly, some
fractional part of this residual voltage step becomes coupled into
the amplifier. For example, if there is a 10% capacitor mis-
match, and INHI and INLO jump 20 mV at power-up, there is
a 2 mV pulse input to the system, which may cause the offset
control loop to ring. Note that 2 mV is roughly 40 times greater
than the amplitude of a sinusoidal input at –75 dBm. As long as
the ringing persists, the AD606 will be “blind” to the actual in-
put, and V
LOG
will show major disturbances.
The solution to this problem is first, to ensure that the loop fil-
ter does not ring, and second, to use well-matched capacitors at
the signal input. Use the component values suggested above to
minimize ringing.
APPLICATIONS
Note that the AD606 has more than 70 MHz of input band-
width and 90 dB of gain! Careful shielding is needed to realize
its full dynamic range, since nearly all application sites will be
pervaded by many kinds of interference, radio and TV stations,
etc., all of which the AD606 faithfully hears. In bench evalua-
tion, we recommend placing all of the components in a shielded
box and using feedthrough decoupling networks for the supply
voltage. In many applications, the AD606’s low power drain al-
lows the use of a 6 V battery inside the box.
Basic RSSI Application
Figure 6 shows the basic RSSI (Receiver Signal Strength Indica-
tor) application circuit, including the calibration adjustments,
either or both of which may be omitted in noncritical applica-
tions. This circuit may be used “as is” in such measurement ap-
plications as the log/IF strip in a spectrum or network analyzer
or, with the addition of an FM or QPSK demodulator fed by the
limiter outputs, as an IF strip in such communications applica-
tions as a GSM digital mobile radio or FM receiver.
The slope adjustment works in this way: the buffer amplifier
(which forms part of a Sallen-Key two-pole filter, see Figure 2)
has a dc gain of plus two, and the resistance from BFIN (buffer
in) to OPCM (output common) is nominally 9.375 k
. This
resistance is driven from the logarithmic detector sections with a
current scaled 2
μ
A/dB, generating 18.75 mV/dB at BFIN,
hence 37.5 mV/dB at V
LOG
Now, a resistor (R4 in Figure 6)
connected directly between BFIN and VLOG would form a
controlled positive-feedback network with the internal 9.375 k
resistor which would raise the gain, and thus increase the slope
voltage, while the same external resistor connected between
BFIN and ground would form a shunt across the internal resis-
tor and reduce the slope voltage. By connecting R4 to a potenti-
ometer R2 across the output, the slope may be adjusted either
way; the value for R4 shown in Figure 6 provides approximately
±
10% range, with essentially no effect on the slope at the
midposition.
The intercept may be adjusted by adding a small current into
BFIN via R1 and R3. The AD606 is designed to have the nomi-
nal intercept value of –88 dBm when R1 is centered using this
network, which provides a range of
±
5 dB.
R4
174k
R3
412k
+5V
R2
50k
SLOPE
ADJUSTMENT
±
10%
RF INPUT
100pF
100pF
0.1
μ
F
R5
200
R1
200k
INTERCEPT
ADJUSTMENT
±
5dB
LIMITER OUTPUT
LOGARITHMIC
OUTPUT
+5V
7
8
1
2
3
4
5
6
9
10
15
16
14
13
I
V
I
I
C
B
O
L
L
F
F
V
AD606
P
C
I
L
12
11
51.1
NC
NC
Figure 6. Basic Application Circuit Showing Optional Slope and Intercept Adjustments
相關(guān)PDF資料
PDF描述
AD607ARS Low Power Mixer/AGC/RSSI 3 V Receiver IF Subsystem
AD607 Low Power Mixer/AGC/RSSI 3 V Receiver IF Subsystem(低功耗混合器/AGC/RSSI 3V接收器IF子系統(tǒng))
AD608AR CAP CERAMIC 120PF 50V NP0 0805
AD608 Low Power Mixer/Limiter/RSSI 3 V Receiver IF Subsystem(低功耗混合器/Limiter/RSSI 3V接收器IF子系統(tǒng))
AD6190 900 MHz RF Transceiver(頻率為900MHz的射頻收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD606-00E 功能描述:SENSOR MAG SW 80G STANDRD 8-MSOP 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±10mT 跳閘,±6.5mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商器件封裝:8-MSOP 標(biāo)準(zhǔn)包裝:1,000
AD606-02E 功能描述:SENSOR MAG SW 80G STANDARD 8SOIC 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±10mT 跳閘,±6.5mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SOIC 標(biāo)準(zhǔn)包裝:1,000
AD606-EB 制造商:AD 制造商全稱:Analog Devices 功能描述:50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output
AD606JCHIPS 制造商:AD 制造商全稱:Analog Devices 功能描述:50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output
AD606JN 功能描述:IC AMP LOG LP 1.2MA 16DIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有關(guān)文件:TS1854A View All Specifications 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.25 V/µs 增益帶寬積:630kHz -3db帶寬:- 電流 - 輸入偏壓:16nA 電壓 - 輸入偏移:1000µV 電流 - 電源:162µA 電流 - 輸出 / 通道:48mA 電壓 - 電源,單路/雙路(±):1.8 V ~ 6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件