- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375234 > AD606 (Analog Devices, Inc.) 50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output(50MHz,帶限幅輸出80dB解調(diào)對數(shù)放大器) PDF資料下載
參數(shù)資料
| 型號： | AD606 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 運動控制電子 |
| 英文描述： | 50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output(50MHz,帶限幅輸出80dB解調(diào)對數(shù)放大器) |
| 中文描述： | 50兆赫，80分貝限解調(diào)與輸出（50MHz時，帶限幅輸出80dB的對數(shù)放大器，解調(diào)對數(shù)放大器） |
| 文件頁數(shù)： | 5/12頁 |
| 文件大?。?/td> | 474K |
| 代理商： | AD606 |
AD606
REV. 0
–5–
In applications where V
LOG
is taken to an A/D converter which
allows the use of an external reference, this reference input
should also be connected to the same +5 V supply. The power
supply voltage may be in the range +4.5 V to +5.5 V, providing
a range of slopes from nominally 33.75 mV/dB (675 mV/ de-
cade) to 41.25 mV/dB (825 mV/decade).
A buffer amplifier, having a gain of two, provides a final output
scaling at V
LOG
of 37.5 mV/dB (750 mV/decade). This low-
impedance output can run from close to ground to over +4 V
(using the recommended +5 V supply) and is tolerant of resis-
tive and capacitive loads. Further filtering is provided by a con-
jugate pole pair, formed by internal capacitors which are an
integral part of the output buffer. The corner frequency of the
overall filter is 2 MHz, and the 10%–90% rise time is 150 ns.
Later, we will show how the slope and intercept can be altered
using simple external adjustments. The direct buffer input
BFIN is used in these cases.
The last limiter output is available as complementary currents
from open collectors at pins LMHI and LMLO. These currents
are each 1.2 mA typical with LADJ grounded and may be con-
verted to voltages using external load resistors connected to
VPOS; typically, a 200
resistor is used on just one output.
The voltage gain is then over 90 dB, resulting in a hard-limited
output for all input levels down to the noise floor. The phasing
is such that the voltage at LMHI goes high when the input
(INHI to INLO) is positive. The overall delay time from the sig-
nal inputs to the limiter outputs is 8 ns. Of particular impor-
tance is the phase stability of these outputs versus input level. At
50 MHz, the phase typically remains within
±
4
°
from –70 dBm
to +5 dBm. The rise time of this output (essentially a square
wave) is about 1.2 ns, resulting in clean operation to more than
70 MHz.
Offset-Control Loop
The offset-control loop nulls the input offset voltage, and sets
up the bias voltages at the input pins INHI and INLO. A full
understanding of this offset-control loop is useful, particularly
when using larger input coupling capacitors and an external fil-
ter capacitor to lower the minimum acceptable operating fre-
quency. The loop’s primary purpose is to extend the lower end
for that converter should be a fractional part of V
POS
, if possible.
The slope is essentially independent of temperature.
The intercept P
X
is essentially independent of either the supply
voltage or temperature. However, the AD606 is not factory cali-
brated, and both the slope and intercept may need to be exter-
nally adjusted. Following calibration, the conformance to an
ideal logarithmic law will be found to be very close, particularly
at moderate frequencies (see Figure 14), and still acceptable at
the upper end of the frequency range (Figure 15).
CIRCUIT DESCRIPTION
Figure 2 is a block diagram of the AD606, which is a complete
logarithmic amplifier system in monolithic form. It uses a total
of nine limiting amplifiers in a “successive detection” scheme to
closely approximate a logarithmic response over a total dynamic
range of 90 dB (Figure 2). The signal input is differential, at
nodes INHI and INLO, and will usually be sinusoidal and ac
coupled. The source may be either differential or single-sided;
the input impedance is about 2.5 k
in parallel with 2 pF. Seven
of the amplifier/detector stages handle inputs from –80 dBm
(32
μ
V rms) up to about –14 dBm (45 mV rms). The noise floor
is about –83 dBm (18
μ
V rms). Another two stages receive the
input attenuated by 22.3 dB, and respond to inputs up to
+10 dBm (707 mV rms). The gain of each of these stages is
11.15 dB and is accurately stabilized over temperature by a
precise biasing system.
The detectors provide full-wave rectification of the alternating
signal present at each limiter output. Their outputs are in the
form of currents, proportional to the supply voltage. Each cell
incorporates a low-pass filter pole, as the first step in recovering
the average value of the demodulated signal, which contains ap-
preciable energy at even harmonics of the input frequency. A
further real pole can be introduced by adding a capacitor be-
tween the summing node ISUM and VPOS. The summed de-
tector output currents are applied to a 6:1 reduction current
mirror. Its output at ILOG is scaled 2
μ
A/dB, and is converted
to voltage by an internal load resistor of 9.375 k
between
ILOG and OPCM (output common, which is usually grounded).
The nominal slope at this point is 18.75 mV/dB (375 mV/
decade).
LMLO
OPCM
VLOG
BFIN
ILOG
COMM
INLO
ISUM
3
2
1
4
5
6
8
7
14
15
16
13
12
11
9
10
LADJ
FIL1
FIL2
VPOS
PRUP
COMM
LMHI
INHI
X2
AREFERENCE
LOFFSET-NULL
AD606
DHIGH-END
FINAL
9.375k
9.375k
12
μ
A/dB
M11.15 dB/STAGE
2
μ
A/dB
1.5k
30k
250
30k
X1
360k
1.5k
30pF
30pF
TFILTER
2pF
360k
OFILTER
2pF
Figure 2. AD606 Simplified Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD607ARS | Low Power Mixer/AGC/RSSI 3 V Receiver IF Subsystem |
| AD607 | Low Power Mixer/AGC/RSSI 3 V Receiver IF Subsystem(低功耗混合器/AGC/RSSI 3V接收器IF子系統(tǒng)) |
| AD608AR | CAP CERAMIC 120PF 50V NP0 0805 |
| AD608 | Low Power Mixer/Limiter/RSSI 3 V Receiver IF Subsystem(低功耗混合器/Limiter/RSSI 3V接收器IF子系統(tǒng)) |
| AD6190 | 900 MHz RF Transceiver(頻率為900MHz的射頻收發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD606-00E | 功能描述:SENSOR MAG SW 80G STANDRD 8-MSOP 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應 極化:任意一種 感應范圍:±10mT 跳閘，±6.5mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源（最大值）:4.5mA 電流 - 輸出（最大值）:20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C（TA） 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商器件封裝:8-MSOP 標準包裝:1,000 |
| AD606-02E | 功能描述:SENSOR MAG SW 80G STANDARD 8SOIC 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應 極化:任意一種 感應范圍:±10mT 跳閘，±6.5mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源（最大值）:4.5mA 電流 - 輸出（最大值）:20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C（TA） 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商器件封裝:8-SOIC 標準包裝:1,000 |
| AD606-EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output |
| AD606JCHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output |
| AD606JN | 功能描述:IC AMP LOG LP 1.2MA 16DIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有關(guān)文件:TS1854A View All Specifications 標準包裝:50 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.25 V/µs 增益帶寬積:630kHz -3db帶寬:- 電流 - 輸入偏壓:16nA 電壓 - 輸入偏移:1000µV 電流 - 電源:162µA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):1.8 V ~ 6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SO 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。