VDD Positive Analog Power Supply; +9 " />
參數(shù)資料
型號: AD5370BCPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 4/29頁
文件大?。?/td> 0K
描述: IC DAC 16BIT 40CH SERIAL 64LFCSP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
設(shè)計(jì)資源: 40 Channels of Programmable Output Span Using AD5371 (CN0149)
標(biāo)準(zhǔn)包裝: 750
設(shè)置時(shí)間: 20µs
位數(shù): 16
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 40
電壓電源: 雙 ±
功率耗散(最大): 610mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 40 電壓,單極;40 電壓,雙極
AD5370
Rev. 0 | Page 11 of 28
Pin No.
Mnemonic
Description
16, 35
VDD
Positive Analog Power Supply; +9 V to +16.5 V for specified performance. These pins
should be decoupled with 0.1 μF ceramic capacitors and 10 μF capacitors.
17, 36
VSS
Negative Analog Power Supply; 16.5 V to 8 V for specified performance. These pins
should be decoupled with 0.1 μF ceramic capacitors and 10 μF capacitors.
51, 58
DGND
Ground for All Digital Circuitry. Both DGND pins should be connected to the DGND plane.
52, 57
DVCC
Logic Power Supply; 2.5 V to 5.5 V. These pins should be decoupled with 0.1 μF ceramic
capacitors and 10 μF capacitors.
53
SYNC
Active Low Input. This is the frame synchronization signal for the serial interface. See the
Timing Characteristics section for more details.
54
SCLK
Serial Clock Input. Data is clocked into the shift register on the falling edge of SCLK. This
pin operates at clock speeds up to 50 MHz. See the Timing Characteristics section for
more details.
55
SDI
Serial Data Input. Data must be valid on the falling edge of SCLK. See the Timing
Characteristics section for more details.
56
SDO
Serial Data Output for SPI Interface. CMOS output. SDO can be used for readback. Data is
clocked out on SDO on the rising edge of SCLK and is valid on the falling edge of SCLK.
59
AGND
Ground for All Analog Circuitry. The AGND pin should be connected to the AGND plane.
63
LDAC
Load DAC Logic Input (Active Low).
64
CLR
Asynchronous Clear Input (Level Sensitive, Active Low). See the Clear Function section for
more information.
Exposed Paddle
The lead-free chip scale package (LFCSP) has an exposed paddle on the underside. The
paddle should be connected to VSS.
相關(guān)PDF資料
PDF描述
VE-J5P-MW-S CONVERTER MOD DC/DC 13.8V 100W
AD75004KPZ IC DAC 12BIT QUAD W/BUFF 28-PLCC
AD7228LPZ IC DAC 8BIT OCTAL W/AMP 28-PLCC
AD7228KP IC DAC 8BIT OCTAL W/AMP 28-PLCC
AD7846AP IC DAC 16BIT LC2MOS VOUT 28PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5370BSTZ 功能描述:IC DAC 16BIT 40CH SERIAL 64-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5370BSTZ-REEL 功能描述:IC DAC 16BIT 40CH SERIAL 64-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5370BSTZ-U2 制造商:Analog Devices 功能描述:40-CH 16-BIT SERIAL BIPOLAR DAC I.C. - Bulk
AD5371 制造商:AD 制造商全稱:Analog Devices 功能描述:40-Channel, 14-Bit Serial Input, Voltage-Output DAC
AD5371BBCZ 功能描述:IC DAC 14BIT 40CH SER 100-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*