AD5370
Rev. 0 | Page 5 of 28
Parameter
Min
Type
Max
Unit
Test Conditions/Comments1 POWER REQUIREMENTS
DVCC
2.5
5.5
V
VDD
9
16.5
V
VSS
16.5
4.5
V
Power Supply Sensitivit
y2Full Scale/VDD
75
dB
Full Scale/VSS
75
dB
Full Scale/DVCC
90
dB
DICC
2
mA
DVCC = 5.5 V, VIH = DVCC, VIL = GND; normal
operating conditions
IDD
18
mA
Outputs unloaded, DAC outputs = 0 V
20
mA
Outputs unloaded, DAC outputs = full scale
ISS
18
mA
Outputs unloaded, DAC outputs = 0 V
20
mA
Outputs unloaded, DAC outputs = full scale
Power Dissipation Unloaded (P)
280
mW
VSS = 8 V, VDD = +9.5 V, DVCC = 2.5 V
Power-Down Mode
Control register power-down bit set
DICC
5
μA
IDD
35
μA
ISS
35
μA
130
°C
TJ = TA + PTOTAL × θJA
1 Temperature range for the AD5370 is 40°C to +85°C. Typical specifications are at 25°C.
2 Guaranteed by design and characterization, not production tested.
3 Where θJA represents the package thermal impedance.
AC CHARACTERISTICS
DVCC = 2.5 V; VDD = 15 V; VSS = 15 V; VREF0 = VREF1 = 3 V; AGND = DGND = SIGGND = 0 V; CL = 200 pF; RL = 10 kΩ; gain (M),
offset (C), and DAC offset registers at default values; all specifications TMIN to TMAX, unless otherwise noted.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Output Voltage Settling Time
20
μs
Settling to 1 LSB from a full-scale change
30
μs
DAC latch contents alternately loaded with all 0s and all 1s
Slew Rate
1
V/μs
Digital-to-Analog Glitch Energy
5
nV-s
Glitch Impulse Peak Amplitude
10
mV
Channel-to-Channel Isolation
100
dB
VREF0 = VREF1 = 2 V p-p, 1 kHz
DAC-to-DAC Crosstalk
20
nV-s
Digital Crosstalk
0.2
nV-s
Digital Feedthrough
0.02
nV-s
Effect of input bus activity on DAC output under test
Output Noise Spectral Density @ 10 kHz
250
nV/√Hz
VREF0 = VREF1 = 0 V
1 Guaranteed by design and characterization, not production tested.