- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9287 > AD5263BRUZ50-REEL7 (Analog Devices Inc)IC POT DGTL 50K 256POS 24TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5263BRUZ50-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DGTL 50K 256POS 24TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 4 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 30 ppm/°C |
| 存儲(chǔ)器類型： | 易失 |
| 接口： | I²C，SPI（芯片選擇，設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V，5 V ~ 15 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5263
Data Sheet
Rev. F | Page 20 of 28
3. In read mode, the data byte follows immediately after the
acknowledgment of the slave address byte. Data is transmitted
over the serial bus in sequences of nine clock pulses (a slight
difference with the write mode, where there are eight data
bits followed by an acknowledge bit). Similarly, the transitions
on the SDA line must occur during the low period of SCL and
remain stable during the high period of SCL (see Figure 44).
Note that the channel of interest is the one that was
previously selected in write mode. In cases where users
need to read the RDAC values of both channels, they must
program the first channel in write mode and then change
to read mode to read the first channel value. After that,
they must change back to write mode with the second channel
selected and read the second channel value in read mode
again. It is not necessary for users to issue the Frame 3 data
byte in the write mode for subsequent readback operation.
Refer to Figure 44 for the programming format.
4. After all data bits have been read or written, a stop condition is
established by the master. A stop condition is defined as a
low-to-high transition on the SDA line while SCL is high.
In write mode, the master pulls the SDA line high during the
tenth clock pulse to establish a stop condition (see Figure 43).
In read mode, the master issues a no acknowledge for the
ninth clock pulse (that is, the SDA line remains high). The
master then brings the SDA line low before the tenth clock
pulse, which goes high to establish a stop condition (see
A repeated write function gives the user flexibility to update the
RDAC output a number of times after addressing and instructing
the part only once. For example, after the RDAC has acknowledged
its slave address and instruction bytes in the write mode, the
RDAC output updates on each successive byte. If different
instructions are needed, the write/read mode has to start again
with a new slave address, instruction, and data byte. Similarly, a
repeated read function of the RDAC is also allowed.
ADDITIONAL PROGRAMMABLE LOGIC OUTPUT
The AD5263 features additional programmable logic outputs, O1
and O2, which can be used to drive a digital load, analog switches,
and logic gates. O1 and O2 default to Logic 0. The voltage level can
swing from GND to VL. The logic states of O1 and O2 can be
programmed in Frame 2 under write mode (see Figure 43). These
logic outputs have adequate current driving capability to
sink/source milliamperes of load.
Users can also activate O1 and O2 in three different ways without
affecting the wiper settings. They may do the following:
Start, slave address byte, acknowledge, instruction byte
with O1 and O2 specified, acknowledge, Stop.
Complete the write cycle with stop, then start, slave address
byte, acknowledge, instruction byte with O1 and O2
specified, acknowledge, stop.
Do not complete the write cycle by not issuing the stop,
then start, slave address byte, acknowledge, instruction
byte with O1 and O2 specified, acknowledge, stop.
SELF-CONTAINED SHUTDOWN FUNCTION
Shutdown can be activated by strobing the SHDN pin or
programming the SD bit in the write mode instruction byte. In
addition, shutdown can even be implemented with the device’s
digital output, as shown in Figure 48. In this configuration, the
device is shut down during power-up, but users are allowed to
program the device. Thus, when O1 is programmed high, the
device exits from the shutdown mode and responds to the new
setting. This self-contained shutdown function allows absolute
shutdown during power-up, which is crucial in hazardous
environments, without adding extra components.
03142-
047
RPULL-DOWN
SCL
O1
SHDN
SDA
AD5263
Figure 48. Shutdown by Internal Logic Output
If the shutdown function is enabled by using the SD bit, see the I2C
show the sequences that can place any channel in an undesirable
shutdown state.
Table 8. Direct Sequence
Command Sequence
RDAC Shutdown
Write RDAC 1, SHDN RDAC 2
RDAC1 and RDAC2
Write RDAC 2, SHDN RDAC 1
RDAC1 and RDAC2
Write RDAC 3, SHDN RDAC 4
RDAC3 and RDAC4
Write RDAC 4, SHDN RDAC 3
RDAC3 and RDAC4
To overcome the issue, employ the following sequence, as an
example for the first case:
Start, slave address byte, acknowledge, instruction byte
(write RDAC1), acknowledge, data byte, acknowledge, stop.
Start, slave address byte, acknowledge, instruction byte
(write RDAC1), acknowledge, stop.
Start, slave address byte, acknowledge, instruction byte
(SHDN RDAC2), acknowledge, data byte, acknowledge, stop.
Table 9. Indirect Sequence
Command Sequence
RDAC Shutdown
Write RDAC 1, SHDN RDAC 1, SHDN RDAC 4
RDAC1, RDAC3,
and RDAC4
Write RDAC 3, SHDN RDAC 3, SHDN RDAC 2
RDAC1, RDAC2,
and RDAC3
To overcome this issue, swap the SHDN order command, for
example, write RDAC 1, SHDN RDAC 4, and then SHDN
RDAC 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1100Z-50+ | IC DELAY LINE 5TAP 50NS 8-SOIC |
| VE-272-MX-B1 | CONVERTER MOD DC/DC 15V 75W |
| MS27484T16A42PA | CONN PLUG 42POS STRAIGHT W/PINS |
| VI-B6H-IU-F4 | CONVERTER MOD DC/DC 52V 200W |
| VI-B4Z-MX-F4 | CONVERTER MOD DC/DC 2V 30W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5263EVAL | 制造商:Analog Devices 功能描述:Evaluation Board For Digital Potentiometer, Quad, 15V, 256-Position, Digital Potentiometer 制造商:Analog Devices 功能描述:AD5263 EVAL BOARD - Bulk |
| AD52651A | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2.5W/CH Stereo Filter-less Class-D Audio Amplifier with Headphone Driver |
| AD5266 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:16V STEREO CLASS-D AUDIO POWER AMPLIFIER with STEREO HEADPHONE |
| AD526A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Software Programmable Gain Amplifier |
| AD526AD | 功能描述:IC AMP PGA 10MA 16CDIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。