- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9287 > AD5263BRUZ50-REEL7 (Analog Devices Inc)IC POT DGTL 50K 256POS 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5263BRUZ50-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DGTL 50K 256POS 24TSSOP |
| 標準包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 4 |
| 溫度系數(shù)： | 標準值 30 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | I²C，SPI（芯片選擇，設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V，5 V ~ 15 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5263
Data Sheet
Rev. F | Page 18 of 28
The typical distribution of the end-to-end resistance RAB from
channel to channel matches within ±1%. Device-to-device
matching is process-lot dependent, and it is possible to have
±30% variation. Because the resistance element is processed in
thin film technology, the change in RAB with temperature has a
very low temperature coefficient of 30 ppm/°C.
PROGRAMMING THE POTENTIOMETER DIVIDER
VOLTAGE OUTPUT OPERATION
The digital potentiometer easily generates a voltage divider at
wiper-to-B and wiper-to-A proportional to the input voltage from
Terminal A and Terminal B. Unlike the polarity from VDD to VSS,
which must be positive, the voltage across A to B, W to A, and
W to B can be at either polarity, if VSS is powered by a negative
supply.
If the effect of the wiper resistance for approximation is ignored,
connecting the A terminal to 5 V and the B terminal to ground
produces an output voltage from the wiper to B, starting at 0 V
up to 1 LSB below 5 V. Each LSB step of voltage is equal to the
voltage applied across Terminal A to Terminal B divided by the
256 positions of the potentiometer divider. Because the AD5263
can be powered by dual supplies, the general equation defining
the output voltage VW with respect to ground for any valid input
voltages applied to Terminal A and Terminal B is
B
A
W
V
D
V
D
V
256
)
(
+
=
(3)
Operation of the digital potentiometer in the divider mode
results in a more accurate operation over temperature. Unlike
the rheostat mode, the output voltage is dependent mainly on
the ratio of the internal resistances RWA and RWB, and not their
absolute values; therefore, the temperature drift reduces to
5 ppm/°C.
PIN-SELECTABLE DIGITAL INTERFACE
The AD5263 provides the flexibility of a selectable interface.
When the digital interface select (DIS) pin is tied low, the SPI
mode is engaged. When the DIS pin is tied high to the VL
supply, the I2C mode is engaged.
SPI-COMPATIBLE 3-WIRE SERIAL BUS (DIS = 0)
The AD5263 contains a 3-wire SPI-compatible digital interface
(SDI, CS, and CLK). The 10-bit serial word must be loaded with
address bits A1 and A0, followed by the data byte, MSB first. The
format of the word is shown in the Serial Data-Word Format
section and bit map.
The positive-edge sensitive CLK input requires clean transitions
to avoid clocking incorrect data into the serial input register.
Standard logic families work well. If mechanical switches are
used for product evaluation, they should be debounced by a
flip-flop or other suitable means. When CS is low, the clock
loads data into the serial register on each positive clock edge
(see Figure 40).
Table 7. AD5263 Address Decode Table
A1
A0
Latch Loaded
0
RDAC 1
0
1
RDAC 2
1
0
RDAC 3
1
RDAC 4
The data setup and data hold times in the specification table
determine the valid timing requirements. The AD5263 uses a
10-bit serial input data register word that is transferred to the
internal RDAC register when the CS line returns to logic high.
Note that only the last 10 bits that are clocked into the register
are latched into the decoder. As CS goes high, it activates the
address decoder and updates the corresponding channel
according to Table 7.
During shutdown (SHDN), the serial data output (SDO) pin is
forced to logic high in order to avoid power dissipation in the
external pull-up resistor. For an equivalent SDO output circuit
schematic, see Figure 46.
03142-
045
SERIAL
REGISTER
CS
SDI
CLK
SHDN
RES
RS
CK
SDO
D
Q
Figure 46. Detailed SDO Output Schematic of the AD5263
During reset (RES), the wiper is set to midscale. Note that
unlike SHDN, when the part is taken out of reset, the wiper
remains at midscale and does not revert to its pre-reset setting.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1100Z-50+ | IC DELAY LINE 5TAP 50NS 8-SOIC |
| VE-272-MX-B1 | CONVERTER MOD DC/DC 15V 75W |
| MS27484T16A42PA | CONN PLUG 42POS STRAIGHT W/PINS |
| VI-B6H-IU-F4 | CONVERTER MOD DC/DC 52V 200W |
| VI-B4Z-MX-F4 | CONVERTER MOD DC/DC 2V 30W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5263EVAL | 制造商:Analog Devices 功能描述:Evaluation Board For Digital Potentiometer, Quad, 15V, 256-Position, Digital Potentiometer 制造商:Analog Devices 功能描述:AD5263 EVAL BOARD - Bulk |
| AD52651A | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:2.5W/CH Stereo Filter-less Class-D Audio Amplifier with Headphone Driver |
| AD5266 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:16V STEREO CLASS-D AUDIO POWER AMPLIFIER with STEREO HEADPHONE |
| AD526A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Software Programmable Gain Amplifier |
| AD526AD | 功能描述:IC AMP PGA 10MA 16CDIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。