參數(shù)資料
型號： AD5100
廠商： Analog Devices, Inc.
英文描述： System-Management IC with Programmable Quad Voltage Monitoring and Supervisory Functions
中文描述： 系統(tǒng)管理IC與可編程四路電壓監(jiān)測和監(jiān)督職能
文件頁數(shù)： 15/32頁
文件大?。?/td> 495K
代理商： AD5100
Preliminary Technical Data
AD5100
Rev. PrJ | Page 15 of 32
Watchdog Input
The Watch-Dog Input (WDI) circuit attempts to reset the
system to a known good state if a software or hardware glitch
renders the system processor inactive for a duration that is
longer than the timeout period. There is an 8-step
programmable timeout period from 100ms to 2000ms.The
watchdog circuit is independent of the CPU clock that the
watchdog is monitoring.
Watchdog is disabled during power-up. WDI starts
monitoring once the RESET is high. Unique to AD5100, it
provides a Standard or Advance Watchdog monitoring
function. In the defaulted Standard Watchdog mode, if WDI
remains either high or low for longer than the timeout
period, a reset pulse is generated in an attempt to allow the
system processor to re-establish the WDI signal. The reset
pulses continue indefinitely until a valid watchdog signal, a
rising or falling edge signal at the WDI, is received. The
internal watchdog timer clears whenever reset is asserted.
The Standard WDI and RESET timing diagrams are shown in
Figure 12.
RESET
WDI
t
WD
t
WDR
t
WDR
t
WD
Continuous pulses until WD awakes
reset pulse
t
WDI
Figure 12. Standard Watchdog – Pulsing Reset Until Watchdog Awakes.
On the other hand, the AD5100 can be programmed to an
Advance Watchdog mode such that when the watchdog
remains inactive longer than three times the watchdog
timeout period, at the forth time the
SHDN and RESET
will be
asserted and released after 1 second. These actions repeat
indefinitely, unless it is interferred by the user, if the
processor is not responding. The Advance WDI and RESET
timing diagrams are shown in Figure 13.
RESET
SHDN
WDI
t
WD_SHDN
t
WD
t
WDR
t
WDR
t
WD
3 reset pulses
1 reset pulse
Shutdown at 4th reset pulse
Release after 1s
t
WDI
Figure 13. Advance Watchdog –
SHDN
Asserted After Three Trials of Reseting the Watchdog.
SHDN
Released After 1 second and the cycle repeats.
The range of Watchdog Timeout is shown in Table 6a and
the programming code of the selected-timeout is found in
Table 6b. The default timeout is 1500ms.
If WDI is floating, the watchdog is disabled by default.
However, floating watchdog can be enabled through I2C
相關(guān)PDF資料
PDF描述
AD5100EVAL System-Management IC with Programmable Quad Voltage Monitoring and Supervisory Functions
AD5100YRQZ System-Management IC with Programmable Quad Voltage Monitoring and Supervisory Functions
AD5100YRQZ-RL7 System-Management IC with Programmable Quad Voltage Monitoring and Supervisory Functions
AD515AJH Monolithic Precision, Low Power FET-Input Electrometer Op Amp
AD515AK 38999 I II III CON 22 PIN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5100_08 制造商:AD 制造商全稱:Analog Devices 功能描述:System Management IC with Programmable Quad Voltage Monitoring and Supervisory Functions
AD5100EVAL 制造商:AD 制造商全稱:Analog Devices 功能描述:System-Management IC with Programmable Quad Voltage Monitoring and Supervisory Functions
AD5100YRQZ 制造商:Analog Devices 功能描述:SYS MANAGEMENT 16QSOP - Rail/Tube
AD5100YRQZ-0 功能描述:IC VOLTAGE MONITOR RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:高有效 復(fù)位超時(shí):- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP（0.059"，1.50mm 寬）5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT
AD5100YRQZ-1REEL 制造商:Analog Devices 功能描述:System Management 16-Pin QSOP T/R 制造商:Analog Devices 功能描述:PROGRAMMABLE VOLTAGE MONITOR - Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*