- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375231 > AD5062 (Analog Devices, Inc.) Full Accurate 14/16 Bit Vout nanoDac Buffered, 3V/5V, Sot 23 PDF資料下載
參數(shù)資料
| 型號： | AD5062 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Full Accurate 14/16 Bit Vout nanoDac Buffered, 3V/5V, Sot 23 |
| 中文描述： | 全面準(zhǔn)確14/16輸出電壓nanoDAC系列緩沖，3V/5V，索23位 |
| 文件頁數(shù)： | 14/17頁 |
| 文件大?。?/td> | 829K |
| 代理商： | AD5062 |
AD5040/5060
Preliminary Technical Data
The bias generator, the output amplifier, the DAC and other
associated linear circuitry are all shut down when the
power-down mode is activated. However, the contents of the
DAC register are unaffected when in power-down. The time to
exit power-down is typically 2.5 μs for VDD = 5 V and 5 μs for
VDD = 3 V. See Figure 18 for a plot.
Rev. PrC | Page 14 of 17
MICROPROCESSOR INTERFACING
AD5040/AD5060 to ADSP-2101/ADSP-2103
Interface
Figure 25 shows a serial interface between the AD5040/AD5060
and the ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103
should be set up to operate in the SPORT Transmit Alternate
Framing Mode. The ADSP-2101/ADSP-2103 SPORT is
programmed through the SPORT control register and should
be configured as follows: Internal Clock Operation, Active Low
Framing, 16-Bit Word Length. Transmission is initiated by
writing a word to the Tx register after the SPORT has
been enabled.
Figure 25. AD5040/AD5060 to ADSP-2101/ADSP-2103
Interface
DB23
DB0
SCLK
SYNC
DIN
DB23
DB0
VALID WRITE SEQUENCE, OUTPUT UPDATES
ON THE 24
FALLING EDGE
INVALID WRITE SEQUENCE:
SYNC HIGH BEFORE 24
FALLING EDGE
Figure 23. SYNC Interrupt Facility for AD5060.
AD5040/AD5060 to 68HC11/68L11 Interface
Figure 26 shows a serial interface between the AD5060 and the
68HC11/68L11 microcontroller. SCK of the 68HC11/68L11
drives the SCLK of the AD5060, while the MOSI
output drives the serial data line of the DAC. The SYNC
signal is derived from a port line (PC7). The setup conditions
for correct operation of this interface are as follows: the
68HC11/68L11 should be configured so that its CPOL bit is a 0
and its CPHA bit is a 1. When data is being transmitted
to the DAC, the SYNC line is taken low (PC7). When the
68HC11/68L11 is configured as above, data appearing on the
MOSI output is valid on the falling edge of SCK. Serial data
from the 68HC11/68L11 is transmitted in 8-bit bytes with only
eight falling clock edges occurring in the transmit cycle. Data is
transmitted MSB first. In order to load data to the
AD5040/AD5060, PC7 is left low after the first eight bits are
transferred, and a second serial write operation is performed to
the DAC and PC7 is taken high at the end of this procedure.
Figure 26. AD5040/AD5060 to 68HC11/68L11 Interface
AD5040/AD5060 to Blackfin ADSP-BF53X
Interface
Figure 2X shows a serial interface between the AD5641 and the
Blackfin ADSP-53X microprocessor. The ADSP-BF53X processor
family incorporates two dual-channel synchronous serial ports,
SPORT1 and SPORT0 for serial and multiprocessor
communications. Using SPORT0 to connect to the AD5062/63, the
setup for the interface is as follows. DT0PRI drives the SDIN pin of
the AD5062/63, while TSCLK0 drives the SCLK of the part. The
SYNC is driven from TFS0.
Figure 2X. AD5040/AD5060 to Blackfin ADSP-BF53X
Interface
AD5040/AD5060 to 80C51/80L51 Interface
Figure 27 shows a serial interface between the AD5040/AD5060
and the 80C51/80L51 microcontroller. The setup for the
interface is as follows: TXD of the 80C51/80L51 drives SCLK of the
AD5040/AD5060, while RXD drives the serial data line of the
part. The SYNC signal is again derived from a bit
programmable pin on the port. In this case port line P3.3 is
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5063 | Full Accurate 14/16 Bit Vout nanoDac Buffered, 3V/5V, Sot 23 |
| AD5062BRJ-1 | Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23 |
| AD5062BRJ-2 | Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23 |
| AD5062BRJ-3 | Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23 |
| AD5063BRM-1 | Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD50621 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP |
| AD5062ARJZ-1 | 制造商:Analog Devices 功能描述:DAC 1CH R-2R 16BIT 8PIN SOT-23 - Bulk |
| AD5062ARJZ-1500RL7 | 功能描述:IC DAC 16BIT 2.7-5.5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5062ARJZ-1REEL7 | 功能描述:IC DAC 16BIT 2.7-5.5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5062BRJ-1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。