- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373862 > AD1959YRSRL (ANALOG DEVICES INC) PLL/Multibit DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1959YRSRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | PLL/Multibit DAC |
| 中文描述： | SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PDSO28 |
| 封裝： | PLASTIC, SSOP-28 |
| 文件頁數(shù)： | 7/8頁 |
| 文件大小： | 107K |
| 代理商： | AD1959YRSRL |
REV. 0
AD1959
–7–
POWER SUPPLY AND VOLTAGE REFERENCE
The AD1959 is designed for five-volt supplies. Separate power
supply pins are provided for the analog, digital, and PLL sec-
tions. These pins should be bypassed with 100 nF ceramic chip
capacitors, as close to the pins as possible, to minimize noise. A
bulk aluminum electrolytic capacitor of at least 22
μ
F should
also be provided on the same PC board. For best performance it
is recommended that the analog supply be separate from the
digital and PLL supply. It is recommended that all supplies be
isolated by ferrite beads in series with each supply. It is expected
that the digital and PLL sections will be run from a common
supply but isolated from one another. It is important that the
analog supply be as clean as possible.
The internal voltage reference is brought out on Pin 21 (FILTR)
and should be bypassed as close as possible to the chip with a
parallel combination of 10
μ
F and 100 nF The reference voltage
may be used to bias external op amps to the common-mode
voltage of the analog output signal pins. The current drawn
from the V
REF
pin should be limited to less than 50
μ
A.
SERIAL DATA PORTS – DATA FORMAT
The DAC serial data input mode defaults to I
2
S. By changing
Bits 4 and 5 in the DAC control register, the mode can be
changed to RJ, DSP, or LJ. The word width defaults to 24 bits
but can be changed by programming Bits 8 and 9 in the DAC
Control Register.
Figure 2 shows the serial mode formats.
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LEFT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
MSB
MSB
MSB
MSB
MSB
MSB
MSB
MSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LEFT-JUSTIFIED MODE – 16 TO 24 BITS PER CHANNEL
1
2
S MODE – 16 TO 24 BITS PER CHANNEL
RIGHT-JUSTIFIED MODE – SELECT NUMBER OF BITS PER CHANNEL
DSP MODE – 16 TO 24 BITS PER CHANNEL
1/f
S
NOTES
1. DSP MODE DOES NOT IDENTIFY CHANNEL.
2. LRCLK NORMALLY OPERATES AT f
S
EXCEPT FOR DSP MODE WHICH IS 2
f
.
3. BCLK FREQUENCY IS NORMALLY 64
LRCLK BUT MAY BE OPERATED IN BURST MODE.
Figure 2. Stereo Serial Modes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1959 | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD1959YRS | PLL/Multibit DAC |
| AD1974 | 4 ADC with PLL, 192 kHz, 24-Bit Codec |
| AD1974YSTZ | 4 ADC with PLL, 192 kHz, 24-Bit Codec |
| AD1974YSTZ-RL | 4 ADC with PLL, 192 kHz, 24-Bit Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1959YRSZRL | 制造商:Analog Devices 功能描述:DAC 2-CH Delta-Sigma 24-bit 28-Pin SSOP T/R |
| AD-1962-CV1648-PR.RFL- | 制造商:TE Connectivity 功能描述:AD-1962-CV1648-PR.RFL-ADP 989172-000 |
| AD-1962-CV1648-PR.RFL-ADP | 制造商:TE Connectivity 功能描述: 制造商:TE Connectivity 功能描述:AD-1962-CV1648-PR.RFL-ADP |
| AD1970 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital BTSC Encoder with Integrated ADC and DAC |
| AD1970JSTZ | 功能描述:IC ENCODER BTSC W/CODEC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。