參數(shù)資料
型號(hào)： AD1959YRSRL
廠商： ANALOG DEVICES INC
元件分類(lèi)： DAC
英文描述： PLL/Multibit DAC
中文描述： SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PDSO28
封裝： PLASTIC, SSOP-28
文件頁(yè)數(shù)： 2/8頁(yè)
文件大小： 107K
代理商： AD1959YRSRL
REV. 0
–2–
AD1959–SPECIFICATIONS
TEST CONDITIONS UNLESS OTHERWISE NOTED
Supply Voltages (AVDD, DVDD)5.0 V
Ambient Temperature
Input Clock
Input Signal
25
°
C
12.288 MHz
996.11 Hz
–0.5
dB Full Scale
48 kHz
20 Hz to 20 kHz
20 Bits
100 pF
47 k
3.5 V
0.8 V
Input Sample Rate
Measurement Bandwidth
Word Width
Load Capacitance
Load Impedance
Input Voltage HI
Input Voltage LO
ANALOG PERFORMANCE
Min
Typ
Max
Unit
Resolution
Signal-to-Noise Ratio (20 Hz to 20 kHz)
No Filter (Stereo)
With A-Weighted Filter (Stereo)
Dynamic Range (20 Hz to 20 kHz, –60 dB Input)
No Filter (Stereo)
With A-Weighted Filter (Stereo)
Total Harmonic Distortion + Noise (Stereo)
PLL Performance
Master Clock Input Frequency
Generated System Clocks
SCLK0
SCLK1
SCLK2
Jitter (SCLK0 and SCLK1)
Analog Outputs
Single-Ended Output Range (
±
Full Scale)
Output Capacitance at Each Output Pin
V
REF
(FILTR)
Gain Error
Interchannel Gain Mismatch
Gain Drift
DC Offset
Out-of-Band Energy (0.5
×
f
S
to 100 kHz)
Interchannel Crosstalk (EIAJ Method)
Interchannel Phase Deviation
De-Emphasis Gain Error
24
Bits
105
108
dB
dB
105
108
–94
dB
dB
dB
101
–91
27
MHz
33.8688
12.288
22.5792
85
MHz
MHz
MHz
ps rms
125
3.17
V p-p
pF
V
%
dB
ppm/
°
C
mV
dB
dB
Degrees
dB
2
2.44
+5
+0.15
250
+15
–90
2.34
–5
–0.15
2.39
±
2.0
±
0.015
150
–5
–25
–120
±
0.1
±
0.1
NOTES
Performance of right and left channels is identical (exclusive of the Interchannel Gain Mismatch and Interchannel Phase Deviation specifications).
Specifications subject to change without notice.
DIGITAL I/O
(–40
°
C to +105
°
C )
Min
Typ
Max
Unit
Input Voltage HI (V
IH
) Except XIN
Input Voltage HI (V
IH
) XIN
Input Voltage LO (V
IL
)
Input Leakage (I
IH
@ V
IH
= 2.4 V)
Input Leakage (I
IL
@ V
IL
= 0.8 V)
High Level Output Voltage (V
OH
) I
OH
= 1 mA
Low Level Output Voltage (V
OL
) I
OL
= 1 mA Except XOUT
Low Level Output Voltage (V
OL
) I
OL
= 1 mA XOUT
Input Capacitance
2.2
2.7
V
V
V
μ
A
μ
A
V
V
V
pF
0.8
10
10
2.0
0.4
1.2
20
Specifications subject to change without notice.
相關(guān)PDF資料
PDF描述
AD1959 ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86%
AD1959YRS PLL/Multibit DAC
AD1974 4 ADC with PLL, 192 kHz, 24-Bit Codec
AD1974YSTZ 4 ADC with PLL, 192 kHz, 24-Bit Codec
AD1974YSTZ-RL 4 ADC with PLL, 192 kHz, 24-Bit Codec
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1959YRSZRL 制造商:Analog Devices 功能描述:DAC 2-CH Delta-Sigma 24-bit 28-Pin SSOP T/R
AD-1962-CV1648-PR.RFL- 制造商:TE Connectivity 功能描述:AD-1962-CV1648-PR.RFL-ADP 989172-000
AD-1962-CV1648-PR.RFL-ADP 制造商:TE Connectivity 功能描述: 制造商:TE Connectivity 功能描述:AD-1962-CV1648-PR.RFL-ADP
AD1970 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital BTSC Encoder with Integrated ADC and DAC
AD1970JSTZ 功能描述:IC ENCODER BTSC W/CODEC 48-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類(lèi)型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*