- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373862 > AD1959YRSRL (ANALOG DEVICES INC) PLL/Multibit DAC PDF資料下載
參數(shù)資料
| 型號： | AD1959YRSRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | PLL/Multibit DAC |
| 中文描述： | SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PDSO28 |
| 封裝： | PLASTIC, SSOP-28 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 107K |
| 代理商： | AD1959YRSRL |
REV. 0
–3–
AD1959
TEMPERATURE RANGE
Min
Typ
Max
Unit
°
C
°
C
°
C
Specifications Guaranteed
Functionality Guaranteed
Storage
25
–40
–55
+105
*
+150
NOTES
*
105
°
C ambient guaranteed for a 4-layer board, two 1 oz. planes, two 2 oz. signal layers. Derate to 85
°
C for 2-layer board, 2 oz. layers.
Specifications subject to change without notice.
POWER
Min
Typ
Max
Unit
Supplies
Voltage, Analog Digital PLL
Analog Current
Digital Current
PLL Current
Dissipation
Operation – All Supplies
Operation – Analog Supply
Operation – Digital Supply
Operation – PLL Supply
4.50
5
36
28
27
5.50
42
34
32
V
mA
mA
mA
455
180
140
135
540
mW
mW
mW
mW
Specifications subject to change without notice.
DIGITAL FILTER CHARACTERISTICS
Sample Rate (kHz)
Pass Band (kHz)
Stop Band (kHz)
Stopband Attenuation (dB)
Pass-Band Ripple (dB)
±
0.0002
±
0.0002
±
0.0005
0/–0.04 (DC–21.8 kHz)
0/–0.5 (DC–65.4 kHz)
0/–1.5 (DC–87.2 kHz)
44.1
48
96
192
DC–20
DC–21.8
DC–39.95
DC–87.2
24.1–328.7
26.23–358.28
56.9–327.65
117–327.65
75
75
75
60
Specifications subject to change without notice.
GROUP DELAY
Chip Mode
INT8
×
Mode
INT4
×
Mode
INT2
×
Mode
Group Delay Calculation
f
S
48 kHz
96 kHz
192 kHz
Group Delay
Unit
μ
s
μ
s
μ
s
24.625/f
S
15.75/f
S
14/f
S
513
164
72.91
Specifications subject to change without notice.
DIGITAL TIMING
(Guaranteed over –40
°
C to +105
°
C, AVDD = DVDD = 5.0 V
±
10%)
Min
Unit
t
DMP
t
DML
t
DMH
t
DBH
t
DBL
t
DBP
t
DLS
t
DLH
t
DDS
t
DDH
t
RSTL
MCLK Period (FMCLK = 256
×
FLRCLK)
MCLK LO Pulsewidth (All Modes)
MCLK HI Pulsewidth (All Modes)
BCLK HI Pulsewidth
BCLK LO Pulsewidth
BCLK Period
LRCLK Setup
LRCLK Hold (DSP Serial Port Mode Only)
SDATA Setup
SDATA Hold
RST LO Pulsewidth
54
15
10
7
12
60
20
20
15
10
15
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Specifications subject to change without notice.
相關PDF資料 |
PDF描述 |
|---|---|
| AD1959 | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD1959YRS | PLL/Multibit DAC |
| AD1974 | 4 ADC with PLL, 192 kHz, 24-Bit Codec |
| AD1974YSTZ | 4 ADC with PLL, 192 kHz, 24-Bit Codec |
| AD1974YSTZ-RL | 4 ADC with PLL, 192 kHz, 24-Bit Codec |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD1959YRSZRL | 制造商:Analog Devices 功能描述:DAC 2-CH Delta-Sigma 24-bit 28-Pin SSOP T/R |
| AD-1962-CV1648-PR.RFL- | 制造商:TE Connectivity 功能描述:AD-1962-CV1648-PR.RFL-ADP 989172-000 |
| AD-1962-CV1648-PR.RFL-ADP | 制造商:TE Connectivity 功能描述: 制造商:TE Connectivity 功能描述:AD-1962-CV1648-PR.RFL-ADP |
| AD1970 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital BTSC Encoder with Integrated ADC and DAC |
| AD1970JSTZ | 功能描述:IC ENCODER BTSC W/CODEC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
發(fā)布緊急采購，3分鐘左右您將得到回復。