參數(shù)資料
型號(hào): AD1941YSTZRL
廠商: Analog Devices Inc
文件頁數(shù): 6/36頁
文件大?。?/td> 0K
描述: IC DSP AUDIO 16CHAN 28BIT 48LQFP
標(biāo)準(zhǔn)包裝: 2,000
系列: SigmaDSP®
類型: 音頻處理器
應(yīng)用: 車載系統(tǒng),家庭影院,電視
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
AD1940/AD1941
Rev. B | Page 14 of
36
SIGNAL PROCESSING
OVERVIEW
The AD1940/AD1941 are designed to provide all signal
processing functions commonly used in stereo or multichannel
playback systems. The signal processing flow is set by using the
ADI-supplied software, which allows graphical entry and real-
time control of all signal processing functions.
Many of the signal processing functions are coded using full,
56-bit double-precision arithmetic. The input and output word
lengths are 24 bits. Four extra headroom bits are used in the
processor to allow internal gains up to 24 dB without clipping.
Additional gains can be achieved by initially scaling down the
input signal in the signal flow.
The signal processing blocks can be arranged in a custom pro-
gram that can be loaded to the AD1940/AD1941’s RAM. The
available signal processing blocks are explained in the following
sections.
NUMERIC FORMATS
It is common in DSP systems to use a standardized method of
specifying numeric formats. Fractional number systems are
specified by an A.B format, where A is the number of bits to the
left of the decimal point and B is the number of bits to the right
of the decimal point.
The AD1940/AD1941 use the same numeric format for both
the coefficient values (stored in the parameter RAM) and the
signal data values. The format is as follows:
Numerical Format: 5.23
Range: –16.0 to (+16.0 1 LSB)
Examples:
1000 0000 0000 0000 0000 0000 0000 = –16.0
1110 0000 0000 0000 0000 0000 0000 = –4.0
1111 1000 0000 0000 0000 0000 0000 = –1.0
1111 1110 0000 0000 0000 0000 0000 = –0.25
1111 1111 1111 1111 1111 1111 1111 = (1 LSB below 0.0)
0000 0000 0000 0000 0000 0000 0000 = 0.0
0000 0010 0000 0000 0000 0000 0000 = 0.25
0000 1000 0000 0000 0000 0000 0000 = 1.0
0010 0000 0000 0000 0000 0000 0000 = 4.0
0111 1111 1111 1111 1111 1111 1111 = (16.0 – 1 LSB).
The serial port accepts up to 24 bits on the input and is sign-
extended to the full 28 bits of the core. This allows internal
gains of up to 24 dB without encountering internal clipping.
A digital clipper circuit is used between the output of the DSP
core and the serial output ports (see Figure 10). This clips the
top four bits of the signal to produce a 24-bit output with a
range of 1.0 (minus 1 LSB) to –1.0.
4-BIT SIGN EXTENSION
DATA IN
SERIAL PORT
1.23
5.23
SIGNAL PROCESSING
(5.23 FORMAT)
DIGITAL
CLIPPER
5.23
1.23
04607-
0-
005
Figure 10. Numeric Precision and Clipping Structure
PROGRAMMING
On power-up, the AD1940/AD1941’s default program passes
the unprocessed input signals to the outputs (Figure 28) but the
outputs are muted by default (see Power-Up Sequence section).
There are 1,536 instruction cycles per audio sample, resulting in
an internal clock rate of 73.728 MHz (for fS = 48 kHz). This DSP
runs in a stream-oriented manner, meaning all 1,536 instruc-
tions are executed each sample period. The AD1940/AD1941
may also be set up to accept double- or quad-speed inputs by
reducing the number of instructions/sample, which can be set
in the core control register.
The part can be programmed easily using graphical tools pro-
vided by Analog Devices. No knowledge of writing DSP code is
needed to program this part. The user simply can connect
graphical blocks such as biquad filters, dynamics processors,
mixers, and delays in a signal flow schematic, compile the
design, and load the program and parameter files into the
AD1940/AD1941’s program RAM through the control port.
Signal processing blocks available in the provided libraries
include
Single- and double-precision biquad filters
Mono and multichannel dynamics processors
Mixers and splitters
Tone and noise generators
First-order filters
Fixed and variable gain
RMS look-up tables
Loudness
Delay
Stereo enhancement (Phat Stereo
)
Dynamic bass boost
Interpolators and dececimators
More blocks are always in development. Analog Devices also
provides proprietary and third-party algorithms for applications
such as matrix decoding, bass enhancement, and surround
virtualizers. Contact an ADI sales representative for infor-
mation about licensing these algorithms.
相關(guān)PDF資料
PDF描述
AD1940YSTZRL IC DSP AUDIO 16CH/28BIT 48-LQFP
SP3243EUEA-L/TR IC TXRX RS232 INTELLIGENT 28SSOP
VE-21J-IU-F2 CONVERTER MOD DC/DC 36V 200W
ADAU1446YSTZ-3A-RL IC SIGMADSP 175MHZ 100LQFP
SP3243EUCA-L/TR IC TXRX RS232 INTELLIGENT 28SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1953 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP⑩ 3-Channel, 26-Bit Signal Processing DAC
AD1953YST 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3 CHANNEL 24 BIT SIGNAL-PROCESSING DAC - Tape and Reel 制造商:Analog Devices 功能描述:IC 24BIT DAC SMD 1953 LQFP48
AD1953YSTRL 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 48-Pin LQFP T/R
AD1953YSTRL7 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:3 CHANNEL 24 BIT SIGNAL-PROCESSING DAC - Tape and Reel
AD1953YSTZ 功能描述:IC DSP DAC AUDIO3CH/26BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SigmaDSP® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k