- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373857 > AD14160 (Analog Devices, Inc.) Quad-SHARC DSP Multiprocessor Family PDF資料下載
參數(shù)資料
| 型號： | AD14160 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Quad-SHARC DSP Multiprocessor Family |
| 中文描述： | 四SHARC處理器DSP的多處理器家族 |
| 文件頁數(shù)： | 23/52頁 |
| 文件大?。?/td> | 1193K |
| 代理商： | AD14160 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD14160/AD14160L
–23–
REV. A
40 MHz–5 V
40 MHz–3.3 V
Min
Parameter
Min
Max
Max
Units
Timing Requirements:
t
HBGRCSV
t
SHBRI
t
HHBRI
t
SHBGI
t
HHBGI
t
SBRI
t
HBRI
t
SRPBAI
t
HRPBAI
HBG
Low to
RD
/
WR
/
CS
Valid
1
HBR
Setup Before CLKIN
2
HBR
Hold Before CLKIN
2
HBG
Setup Before CLKIN
HBG
Hold Before CLKIN High
BR
x,
CPA
Setup Before CLKIN
3
BR
x,
CPA
Hold Before CLKIN High
RPBA Setup Before CLKIN
RPBA Hold Before CLKIN
19.5 + 5DT/4
19.5 + 5DT/4
ns
ns
ns
ns
ns
ns
ns
ns
ns
20 + 3DT/4
20 + 3DT/4
14 + 3DT/4
14 + 3DT/4
13 + DT/2
13 + DT/2
6 + DT/2
6 + DT/2
13.5 + DT/2
13.5 + DT/2
6 + DT/2
6 + DT/2
21.5 + 3DT/4
21.5 + 3DT/4
12 + 3DT/4
12 + 3DT/4
Switching Characteristics:
t
DHBGO
t
HHBGO
t
DBRO
t
HBRO
t
DCPAO
t
TRCPA
t
DRDYCS
HBG
Delay After CLKIN
HBG
Hold After CLKIN
BR
x Delay After CLKIN
BR
x Hold After CLKIN
CPA
Low Delay After CLKIN
CPA
Disable After CLKIN
REDY (O/D) or (A/D) Low from
CS
and
HBR
Low
4
REDY (O/D) Disable or REDY (A/D)
High from
HBG
4
REDY (A/D) Disable from
CS
or
HBR
High
4
7.5 – DT/8
7.5 – DT/8
ns
ns
ns
ns
ns
ns
–2 – DT/8
–2 – DT/8
8 – DT/8
8 – DT/8
–2 – DT/8
–2 – DT/8
8.5 – DT/8
5 – DT/8
8.5 – DT/8
5 – DT/8
–2 – DT/8
–2 – DT/8
9.5
10.25
ns
t
TRDYHG
43.5 + 27DT/16
43.5 + 27DT/16
ns
t
ARDYTR
11
11
ns
NOTES
1
For first asynchronous access after
HBR
and
CS
asserted, ADDR
31–0
must be a non-MMS value 1/2 t
CK
before
RD
or
WR
goes low or by t
HBGRCSV
after HBG goes
low. This is easily accomplished by driving an upper address signal high when
HBG
is asserted.
2
Only required for recognition in the current cycle.
3
CPA
assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.
4
(O/D) = open drain, (A/D) = active drive.
Multiprocessor Bus Request and Host Bus Request
Use these specifications for passing of bus mastership between
multiprocessing ADSP-2106x’s (
BR
x) or a host processor
(
HBR
,
HBG
).
相關PDF資料 |
PDF描述 |
|---|---|
| AD14160BB-4 | Quad-SHARC DSP Multiprocessor Family |
| AD14160L | Quad-SHARC DSP Multiprocessor Family |
| AD14160LBB-4 | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD14160LKB-4 | Quad-SHARC DSP Multiprocessor Family |
| AD1555-AD1556 | 24-Bit ADC WITH LOW NOISE PGA |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD14160BB-4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD14160KB-4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD14160L | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
| AD14160LBB-4 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
| AD14160LKB-4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。