參數(shù)資料
型號: A54SXxxA
廠商: Electronic Theatre Controls, Inc.
元件分類: FPGA
英文描述: SX-A Family FPGAs
中文描述: 的SX - A系列FPGA的
文件頁數(shù): 17/108頁
文件大?。?/td> 720K
代理商: A54SXXXA
SX-A Family FPGAs
v5.1
1-11
Probing Capabilities
SX-A devices also provide an internal probing capability
that is accessed with the JTAG pins. The Silicon Explorer II
diagnostic hardware is used to control the TDI, TCK, TMS,
and TDO pins to select the desired nets for debugging.
The user assigns the selected internal nets in Actel Silicon
Explorer II software to the PRA/PRB output pins for
observation. Silicon Explorer II automatically places the
device into JTAG mode. However, probing functionality is
only activated when the TRST pin is driven high or left
floating, allowing the internal pull-up resistor to pull
TRST High. If the TRST pin is held Low, the TAP controller
remains in the Test-Logic-Reset state so no probing can
be performed. However, the user must drive the TRST pin
High or allow the internal pull-up resistor to pull TRST
High.
When selecting the
Reserve Probe Pin
box as shown in
Figure 1-12 on page 1-9
, direct the layout tool to reserve
the PRA and PRB pins as dedicated outputs for probing.
This
Reserve
option is merely a guideline. If the designer
assigns user I/Os to the PRA and PRB pins and selects the
Reserve Probe Pin
option, Designer Layout will
override the
Reserve Probe Pin
option and place the
user I/Os on those pins.
To allow probing capabilities, the security fuse must not
be programmed. Programming the security fuse disables
the JTAG and probe circuitry.
Table 1-9
summarizes the
possible device configurations for probing once the
device leaves the Test-Logic-Reset JTAG state.
Table 1-9
Device Configuration Options for Probe Capability (TRST Pin Reserved)
TRST
1
JTAG Mode
Security Fuse Programmed
PRA, PRB
2
User I/O
3
TDI, TCK, TDO
2
Dedicated
Low
No
JTAG Disabled
High
No
Probe Circuit Outputs
User I/O
3
JTAG I/O
User I/O
3
Flexible
Low
No
High
No
Probe Circuit Outputs
JTAG I/O
Yes
Probe Circuit Secured
Probe Circuit Secured
Notes:
1. If the TRST pin is not reserved, the device behaves according to TRST = High as described in the table.
2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input
signals will not pass through these pins and may cause contention.
3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by
the Designer software.
相關(guān)PDF資料
PDF描述
A54SX08A-1CQ208 SX-A Family FPGAs
A54SX16A-1CQ208 SX-A Family FPGAs
A54SX72A-1CQ208 SX-A Family FPGAs
A54SX32A-1CQ208 VENT PANEL 3U
A54SX08A-1CQ208A VENT PANEL 4U
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A55 制造商:M/A-COM Technology Solutions 功能描述:GAIN BLOCK
A5-5 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Cascadable Amplifier 5 to 500 MHz
A550 制造商:ROEBUCK 功能描述:FIRST AID GUIDE WORKPLACE 制造商:Dremel 功能描述:Shield Rotary Attachment Kit 制造商:DREMEL 功能描述:SHIELD ATTACHMENT KIT
A5-50 制造商:Southco 功能描述:
A5500750 制造商:Thomas & Betts 功能描述:1 1/4" PVC ELBOW 3/4" PEX SUPPORT