參數(shù)資料
型號: A54SX72A-FG256AX79
元件分類: FPGA
英文描述: FPGA, 4024 CLBS, 72000 GATES, PBGA256
封裝: 1 MM PITCH, PLASTIC, FBGA-256
文件頁數(shù): 35/68頁
文件大小: 498K
代理商: A54SX72A-FG256AX79
1- 36
v2.2
tHPWH
Minimum Pulse Width HIGH
2.5
ns
tHPWL
Minimum Pulse Width LOW
2.5
ns
tHCKSW
Maximum Skew
1.1
ns
tHP
Minimum Period
5.0
ns
fHMAX
Maximum Frequency
199
MHz
Routed Array Clock Networks
tRCKH
Input LOW to HIGH (Light Load)
(Pad to R-Cell Input)
4.0
ns
tRCKL
Input HIGH to LOW (Light Load)
(Pad to R-Cell Input)
ns
tRCKH
Input LOW to HIGH (50% Load)
(Pad to R-Cell Input)
4.7
ns
tRCKL
Input HIGH to LOW (50% Load)
(Pad to R-Cell Input)
ns
tRCKH
Input LOW to HIGH (100% Load)
(Pad to R-Cell Input)
5.3
ns
tRCKL
Input HIGH to LOW (100% Load)
(Pad to R-Cell Input)
ns
tRPWH
Min. Pulse Width HIGH
5.6
ns
tRPWL
Min. Pulse Width LOW
ns
tRCKSW
Maximum Skew (Light Load)
6.5
ns
tRCKSW
Maximum Skew (50% Load)
ns
tRCKSW
Maximum Skew (100% Load)
6.9
ns
2.5 V LVTTL Output Module Timing3
tDLH
Data-to-Pad LOW to HIGH
6.5
ns
tDHL
Data-to-Pad HIGH to LOW
5.0
ns
tDHLS
Data-to-Pad HIGH to LOW—low slew
22.6
ns
tENZL
Enable-to-Pad, Z to L
4.6
ns
tENZLS
Data-to-Pad, Z to L—low slew
22.8
ns
tENZH
Enable-to-Pad, Z to H
6.7
ns
tENLZ
Enable-to-Pad, L to Z
4.1
ns
tENHZ
Enable-to-Pad, H to Z
6.7
ns
Table 1-16 A54SX72A Timing Characteristics
(Worst-Case Automotive Conditions, VCCA = 2.3 V, VCCI = 3.0 V, TJ = 125°C) (Continued)
‘Std’ Speed
Parameter
Description
Min.
Max.
Units
Notes:
1. For dual-module macros, use tPD + tRD1 + tPDn , tRCO + tRD1 + tPDn or tPD1 + tRD1 + tSUD , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Delays based on 35 pF loading.
4. Delays based on 10 pF loading and 25
resistance.
相關PDF資料
PDF描述
A63AA-FREQ-OUT23 CRYSTAL OSCILLATOR, CLOCK, 13 MHz - 100 MHz, CMOS/TTL OUTPUT
A63RA-FREQ CRYSTAL OSCILLATOR, CLOCK, 13 MHz - 125 MHz, ACMOS OUTPUT
A62RA-FREQ CRYSTAL OSCILLATOR, CLOCK, 13 MHz - 125 MHz, ACMOS OUTPUT
A63RD-FREQ-OUT23 CRYSTAL OSCILLATOR, CLOCK, 1.625 MHz - 115 MHz, CMOS/TTL OUTPUT
A64RD-FREQ-OUT23 CRYSTAL OSCILLATOR, CLOCK, 1.625 MHz - 115 MHz, CMOS/TTL OUTPUT
相關代理商/技術參數(shù)
參數(shù)描述
A54SX72A-FG256I 功能描述:IC FPGA SX-A 108K 256-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
A54SX72A-FG256M 制造商:Microsemi Corporation 功能描述:FPGA SX-A Family 72K Gates 4024 Cells 217MHz 0.25um/0.22um (CMOS) Technology 2.5V 256-Pin FBGA 制造商:Microsemi Corporation 功能描述:FPGA SX-A 72K GATES 4024 CELLS 217MHZ 0.25UM/0.22UM 2.5V 256 - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA SX-A 72K GATES 4024 CELLS 217MHZ 0.25UM/0.22UM 2.5V 256 - Trays
A54SX72A-FG484 功能描述:IC FPGA SX-A 108K 484-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
A54SX72A-FG484A 功能描述:IC FPGA SX-A 108K 484-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
A54SX72A-FG484I 功能描述:IC FPGA SX-A 108K 484-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)