參數(shù)資料
型號: A54SX72A-BG208
廠商: Electronic Theatre Controls, Inc.
英文描述: Hex inverters with open collector outputs 14-SOIC 0 to 70
中文描述: 的SX - A系列FPGA的
文件頁數(shù): 68/108頁
文件大?。?/td> 720K
代理商: A54SX72A-BG208
SX-A Family FPGAs
2-48
v5.1
Table 2-38
A54SX72A Timing Characteristics
(Worst-Case Commercial Conditions V
CCA
= 2.25 V, V
CCI
= 4.75 V, T
J
= 70°C)
Parameter
Description
–3 Speed
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
Dedicated (Hardwired) Array Clock Networks
t
HCKH
Input Low to High
(Pad to R-cell Input)
1.6
1.8
2.1
2.4
3.8
ns
t
HCKL
Input High to Low
(Pad to R-cell Input)
1.6
1.9
2.1
2.5
3.8
ns
t
HPWH
Minimum Pulse Width High
1.5
1.7
2.0
2.3
3.2
ns
t
HPWL
Minimum Pulse Width Low
1.5
1.7
2.0
2.3
3.2
ns
t
HCKSW
Maximum Skew
1.4
1.6
1.8
2.1
3.3
ns
t
HP
Minimum Period
3.0
3.4
4.0
4.6
6.4
ns
f
HMAX
Routed Array Clock Networks
Maximum Frequency
333
294
250
217
156
MHz
t
RCKH
Input Low to High (Light Load)
(Pad to R-cell Input)
2.3
2.6
3.0
3.5
4.9
ns
t
RCKL
Input High to Low (Light Load)
(Pad to R-cell Input)
2.8
3.2
3.6
4.3
6.0
ns
t
RCKH
Input Low to High (50% Load)
(Pad to R-cell Input)
2.5
2.9
3.2
3.8
5.3
ns
t
RCKL
Input High to Low (50% Load)
(Pad to R-cell Input)
3.0
3.4
3.9
4.6
6.4
ns
t
RCKH
Input Low to High (100% Load)
(Pad to R-cell Input)
2.6
3.0
3.4
3.9
5.5
ns
t
RCKL
Input High to Low (100% Load)
(Pad to R-cell Input)
3.2
3.6
4.1
4.8
6.8
ns
t
RPWH
Minimum Pulse Width High
1.5
1.7
2.0
2.3
3.2
ns
t
RPWL
Minimum Pulse Width Low
1.5
1.7
2.0
2.3
3.2
ns
t
RCKSW
Maximum Skew (Light Load)
1.9
2.2
2.5
3.0
4.1
ns
t
RCKSW
Maximum Skew (50% Load)
1.9
2.2
2.5
3.0
4.1
ns
t
RCKSW
Quadrant Array Clock Networks
Maximum Skew (100% Load)
1.9
2.2
2.5
3.0
4.1
ns
t
QCKH
Input Low to High (Light Load)
(Pad to R-cell Input)
1.2
1.4
1.6
1.8
2.6
ns
t
QCHKL
Input High to Low (Light Load)
(Pad to R-cell Input)
1.3
1.4
1.6
1.9
2.7
ns
t
QCKH
Input Low to High (50% Load)
(Pad to R-cell Input)
1.4
1.6
1.8
2.1
3.0
ns
t
QCHKL
Input High to Low (50% Load)
(Pad to R-cell Input)
1.4
1.7
1.9
2.2
3.1
ns
t
QCKH
Input Low to High (100% Load)
(Pad to R-cell Input)
1.6
1.8
2.1
2.4
3.4
ns
相關(guān)PDF資料
PDF描述
A54SX72A-BG208A Hex inverters with open collector outputs 14-SOIC 0 to 70
A54SX72A-BG208B Hex inverters with open collector outputs 14-PDIP 0 to 70
A54SX72A-BG208I SX-A Family FPGAs
A54SX72A-BG208M Hex inverters with open collector outputs 14-PDIP 0 to 70
A54SX72A-CQ208 Hex inverters with open collector outputs 14-SO 0 to 70
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX72A-CQ208 功能描述:IC FPGA SX-A 108K 208-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A54SX72A-CQ208B 功能描述:IC FPGA SX-A 108K 208-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
A54SX72A-CQ208M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 72K GATES 4024 CELLS 217MHZ 0.25UM/0.22UM 2.5V 208 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 171 I/O 208CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 108K GATES 208CQFP
A54SX72A-CQ256 功能描述:IC FPGA SX-A 108K 256-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A54SX72A-CQ256B 功能描述:IC FPGA SX-A 108K 256-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)