參數(shù)資料
型號(hào)： A54SX08A-3CQ208M
廠商： Electronic Theatre Controls, Inc.
元件分類： FPGA
英文描述： SX-A Family FPGAs
中文描述： 的SX - A系列FPGA的
文件頁(yè)數(shù)： 37/108頁(yè)
文件大小： 720K
代理商： A54SX08A-3CQ208M
SX-A Family FPGAs
v5.1
2-17
Timing Characteristics
Timing characteristics for SX-A devices fall into three
categories: family-dependent, device-dependent, and
design-dependent. The input and output buffer
characteristics are common to all SX-A family members.
Internal routing delays are device-dependent. Design
dependency means actual delays are not determined
until after placement and routing of the user’s design are
complete. The timing characteristics listed in this
datasheet represent sample timing numbers of the SX-A
devices. Design-specific delay values may be determined
by using Timer or performing simulation after successful
place-and-route with the Designer software.
Critical Nets and Typical Nets
Propagation delays are expressed only for typical nets,
which are used for initial design performance evaluation.
Critical net delays can then be applied to the most
timing-critical paths. Critical nets are determined by net
property assignment prior to placement and routing. Up
to 6 percent of the nets in a design may be designated as
critical, while 90 percent of the nets in a design are
typical.
Long Tracks
Some nets in the design use long tracks. Long tracks are
special routing resources that span multiple rows,
columns, or modules. Long tracks employ three to five
antifuse connections. This increases capacitance and
resistance, resulting in longer net delays for macros
connected to long tracks. Typically, up to 6 percent of
nets in a fully utilized device require long tracks. Long
tracks contribute approximately 4 ns to 8.4 ns delay. This
additional delay is represented statistically in higher
fanout routing delays.
Timing Derating
SX-A devices are manufactured with a CMOS process.
Therefore, device performance varies according to
temperature, voltage, and process changes. Minimum
timing parameters reflect maximum operating voltage,
minimum
operating
temperature,
processing.
Maximum
timing
minimum operating voltage, maximum operating
temperature, and worst-case processing.
and
best-case
reflect
parameters
Temperature and Voltage Derating Factors
Table 2-13
Temperature and Voltage Derating Factors
(Normalized to Worst-Case Commercial, T
J
= 70
°
C, V
CCA
= 2.25 V)
V
CCA
Junction Temperature (T
J
)
0°C
25°C
–55°C
–40°C
70°C
85°C
125°C
2.250 V
0.79
0.80
0.87
0.89
1.00
1.04
1.14
2.500 V
0.74
0.75
0.82
0.83
0.94
0.97
1.07
2.750 V
0.68
0.69
0.75
0.77
0.87
0.90
0.99
相關(guān)PDF資料
PDF描述
A54SX16A-3CQ208M SX-A Family FPGAs
A54SX72A-3CQ208M SX-A Family FPGAs
A54SX32A-3CQ208M SX-A Family FPGAs
A54SX16A-FFG208 SX-A Family FPGAs
A54SX72A-FFG208 SX-A Family FPGAs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX08A-3FG208 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SX-A Family FPGAs
A54SX08A-3FG208A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SX-A Family FPGAs
A54SX08A-3FG208B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SX-A Family FPGAs
A54SX08A-3FG208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SX-A Family FPGAs
A54SX08A-3FG208M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SX-A Family FPGAs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*