參數(shù)資料
型號(hào): A1425A-VQG100C
元件分類: FPGA
英文描述: FPGA, 310 CLBS, 2500 GATES, 125 MHz, PQFP100
封裝: 1 MM HEIGHT, VQFP-100
文件頁(yè)數(shù): 35/68頁(yè)
文件大?。?/td> 489K
代理商: A1425A-VQG100C
1-214
A1460A, A14V60A Timing Characteristics (continued)
(Worst-Case Commercial Conditions)
Note:
1.
Delays based on 35pF loading.
Dedicated (Hard-Wired) I/O Clock
Network
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed
‘Std’ Speed
3.3V Speed
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Units
tIOCKH
Input Low to High
(Pad to I/O Module Input)
2.3
2.6
3.0
3.5
4.5
ns
tIOPWH
Minimum Pulse Width High
2.4
3.2
3.8
4.8
6.5
ns
tIOPWL
Minimum Pulse Width Low
2.4
3.2
3.8
4.8
6.5
ns
tIOSAPW
Minimum Asynchronous
Pulse Width
2.4
3.2
3.8
4.8
6.5
ns
tIOCKSW
Maximum Skew
0.6
ns
tIOP
Minimum Period
5.0
6.8
8.0
10.0
13.4
ns
fIOMAX
Maximum Frequency
200
150
125
100
75
MHz
Dedicated (Hard-Wired) Array Clock
Network
tHCKH
Input Low to High
(Pad to S-Module Input)
3.7
4.1
4.7
5.5
7.0
ns
tHCKL
Input High to Low
(Pad to S-Module Input)
3.7
4.1
4.7
5.5
7.0
ns
tHPWH
Minimum Pulse Width High
2.4
3.2
3.8
4.8
6.5
ns
tHPWL
Minimum Pulse Width Low
2.4
3.2
3.8
4.8
6.5
ns
tHCKSW
Maximum Skew
0.6
ns
tHP
Minimum Period
5.0
6.8
8.0
10.0
13.4
ns
fHMAX
Maximum Frequency
200
150
125
100
75
MHz
Routed Array Clock Networks
tRCKH
Input Low to High (FO=256)
6.0
6.8
7.7
9.0
11.8
ns
tRCKL
Input High to Low (FO=256)
6.0
6.8
7.7
9.0
11.8
ns
tRPWH
Min. Pulse Width High
(FO=256)
4.1
4.5
5.4
6.1
8.2
ns
tRPWL
Min. Pulse Width Low
(FO=256)
4.1
4.5
5.4
6.1
8.2
ns
tRCKSW
Maximum Skew (FO=128)
1.2
1.4
1.6
1.8
ns
tRP
Minimum Period (FO=256)
8.3
9.3
11.1
12.5
16.7
ns
fRMAX
Maximum Frequency
(FO=256)
120
105
90
80
60
MHz
Clock-to-Clock Skews
tIOHCKSW
I/O Clock to H-Clock Skew
0.0
2.6
0.0
2.7
0.0
2.9
0.0
3.0
0.0
3.0
ns
tIORCKSW
I/O Clock to R-Clock Skew
(FO = 64)
(FO = 216)
0.0
1.7
5.0
0.0
1.7
5.0
0.0
1.7
5.0
0.0
1.7
5.0
0.0
5.0
ns
tHRCKSW
H-Clock to R-Clock Skew
(FO = 64)
(FO = 216)
0.0
1.3
3.0
0.0
1.0
3.0
0.0
1.0
3.0
0.0
1.0
3.0
0.0
1.0
3.0
ns
相關(guān)PDF資料
PDF描述
A1425A-VQG100I FPGA, 310 CLBS, 2500 GATES, PQFP100
A1A3-0503-01 FEMALE-MALE, RF STRAIGHT ADAPTER
A1A4-0503-01 FEMALE-MALE, RF STRAIGHT ADAPTER
A1A5-0503-01 FEMALE-MALE, RF STRAIGHT ADAPTER
A3A3-0539-01 MALE-MALE, RF STRAIGHT ADAPTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1425A-VQG100I 功能描述:IC FPGA 2500 GATES 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ACT™ 3 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
A1425LK 功能描述:IC SENSOR HALL EFFECT AC 4-SIP RoHS:否 類別:傳感器,轉(zhuǎn)換器 >> 磁性 - 霍爾效應(yīng),數(shù)字式開關(guān),線性,羅盤 (IC) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感范圍:20mT ~ 80mT 類型:旋轉(zhuǎn) 電源電壓:4.5 V ~ 5.5 V 電流 - 電源:15mA 電流 - 輸出(最大):- 輸出類型:數(shù)字式,PWM,8.5 位串行 特點(diǎn):可編程 工作溫度:-40°C ~ 150°C 封裝/外殼:20-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:20-SSOP 包裝:Digi-Reel® 其它名稱:AS5132-HSST-500DKR
A1425LK-T 功能描述:IC SENSOR HALL EFFECT AC 4-SIP RoHS:是 類別:傳感器,轉(zhuǎn)換器 >> 磁性 - 霍爾效應(yīng),數(shù)字式開關(guān),線性,羅盤 (IC) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感范圍:20mT ~ 80mT 類型:旋轉(zhuǎn) 電源電壓:4.5 V ~ 5.5 V 電流 - 電源:15mA 電流 - 輸出(最大):- 輸出類型:數(shù)字式,PWM,8.5 位串行 特點(diǎn):可編程 工作溫度:-40°C ~ 150°C 封裝/外殼:20-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:20-SSOP 包裝:Digi-Reel® 其它名稱:AS5132-HSST-500DKR
A1425-PQ160C 制造商:Microsemi SOC Products Group 功能描述:
A1428AG1 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:DIP PLUG PITCH:2.54mm