參數(shù)資料
型號(hào): 9S12B128DGV1
英文描述: 9S12B128 Device Guide
中文描述: 9S12B128設(shè)備指南
文件頁(yè)數(shù): 51/128頁(yè)
文件大?。?/td> 1823K
代理商: 9S12B128DGV1
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Device User Guide —9S12B128DGV1/D V01.11
51
2.2 Detailed Signal Descriptions
2.2.1 EXTAL, XTAL — Oscillator Pins
EXTALandXTALarethecrystaldriverandexternalclockpins.Onresetallthedeviceclocksarederived
from the EXTAL input frequency. XTAL is the crystal output.
PK7
ECS
ROMCTL
VDDX
PUCR/
PUPKE
Up
Port K I/O, Emulation Chip Select,
ROM On Enable
Port K I/O, Extended Addresses
Port M I/O
Port M I/O
Port M I/O, SCK of SPI0
Port M I/O, MOSI of SPI0
Port M I/O, SS of SPI0
Port M I/O, MISO of SPI0
Port M I/O, TX of CAN0
Port M I/O, RX of CAN0
Port P I/O, Interrupt, Channel 7 of
PWM
Port P I/O, Interrupt, PWM Channel
6
Port P I/O, Interrupt, PWM Channel 5
Port P I/O, Interrupt, PWM Channel 4
Port P I/O, Interrupt, PWM Channel 3
Port P I/O, Interrupt, PWM Channel 2
Port P I/O, Interrupt, PWM Channel 1
Port P I/O, Interrupt, PWM Channel 0
Port S I/O, SS of SPI0
Port S I/O, SCK of SPI0
Port S I/O, MOSI of SPI0
Port S I/O, MISO of SPI0
Port S I/O, TXD of SCI1
Port S I/O, RXD of SCI1
Port S I/O, TXD of SCI0
Port S I/O, RXD of SCI0
PK[5:0]
PM7
PM6
PM5
PM4
PM3
PM2
PM1
PM0
XADDR[19:14]
TXCAN0
RXCAN0
PERM/
PPSM
Disabled
SCK
MOSI
SS0
MISO0
PP7
KWP7
PWM7
PERP/
PPSP
PP6
KWP6
PWM6
PP5
PP4
PP3
PP2
PP1
PP0
PS7
PS6
PS5
PS4
PS3
PS2
PS1
PS0
KWP5
KWP4
KWP3
KWP2
KWP1
KWP0
SS0
SCK0
MOSI0
MISO0
TXD1
RXD1
TXD0
RXD0
PWM5
PWM4
PWM3
PWM2
PWM1
PWM0
PERS/
PPSS
Up
PT[7:0]
IOC[7:0]
PERT/
PPST
Disabled Port T I/O, Timer channels
NOTES
:
1. Refer to PEAR register description in HCS12 Multiplexed External Bus Interface (MEBI) Block Guide.
Pin Name
Function1
Pin Name
Function2
Pin Name
Function
3
Pin Name
Function
4
Powered
by
Internal Pull
Resistor
Description
CTRL
Reset
State
相關(guān)PDF資料
PDF描述
9S12C128DGV1 MC9S12C Family Device User Guide
9S12D32DGV1 9S12DGDJ64DGV1 Device Guide. also covers 9S12D64. 9S12A64. 9S12D32. and 9S12A32 devices
9S12DJ64DGV1 9S12DJ64DG Device Guide. also covers 9S12D64. 9S12A64. 9S12D32 and 9S12A32 devices
9S12DJ64-ZIP_PART2 MC9S12DJ64 Users Guides. zip format. part 2
9S12DP256BDGV2 9S12Dx256B Device Guide. also covers C derivatives and 9S12Ax256 devices
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9S12C128DGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MC9S12C Family Device User Guide
9S12D32DGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12DGDJ64DGV1 Device Guide. also covers 9S12D64. 9S12A64. 9S12D32. and 9S12A32 devices
9S12DJ64DGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12DJ64DG Device Guide. also covers 9S12D64. 9S12A64. 9S12D32 and 9S12A32 devices
9S12DP256BDGV1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Automotive applications
9S12DP256BDGV2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12Dx256B Device Guide. also covers C derivatives and 9S12Ax256 devices