參數(shù)資料
型號: 9EX21831AKLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: 21831 SERIES, PLL BASED CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72
封裝: ROHS COMPLIANT, PLASTIC, MLF-72
文件頁數(shù): 13/17頁
文件大?。?/td> 179K
代理商: 9EX21831AKLFT
IDT
Eighteen Output Differential Buffer w/2 input mux for PCIe Gen3
1678A—07/13/10
9EX21831
Eighteen Output Differential Buffer w/2 input mux for PCIe Gen3
5
Electrical Characteristics - Absolute Maximum Ratings
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
3.3V Core Supply Voltage
VDDA
4.6
V
1,2
3.3V Logic Supply Voltage
VDD
4.6
V
1,2
Input Low Voltage
VIL
GND-0.5
V
1
Input High Voltage
VIH
Except for SMBus interface
VDD+0.5V
V
1
Input High Voltage
VIHSMB
SMBus clock and data pins
5.5V
V
1
Storage Temperature
Ts
-65
150
°C
1
Junction Temperature
Tj
125
°C
1
Input ESD protection
ESD prot
Human Body Model
2000
V
1
1Guaranteed by design and characterization, not 100% tested in production.
2 Operation under these conditions is neither implied nor guaranteed.
Electrical Characteristics - Input/Supply/Common Parameters
TA = TCOM or TIND; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
Ambient Operating
Temperature
TCOM
Commmercial range
0
70
°C
1
Input High Voltage
VIH
Single-ended inputs, except SMBus, low
threshold and tri-level inputs
2VDD + 0.3
V
1,6
Input Low Voltage
VIL
Single-ended inputs, except SMBus, low
threshold and tri-level inputs
GND - 0.3
0.8
V
1,6
IIN
Single-ended inputs, VIN = GND, VIN = VDD
-5
5
uA
1
IINP
Single-ended inputs
VIN = 0 V; Inputs with internal pull-up resistors
VIN = VDD; Inputs with internal pull-down resistors
-200
200
uA
1
Fibyp
VDD = 3.3 V, Bypass mode
33
167
MHz
2
Fipll
VDD = 3.3 V, 100MHz PLL mode
80
100
110
MHz
2
Pin Inductance
Lpin
7nH
1
CIN
Logic Inputs, except DIF_IN
1.5
5
pF
1
CINDIF_IN
DIF_IN differential clock inputs
1.5
2.7
pF
1,4
COUT
Output pin capacitance
6
pF
1
Clk Stabilization
TSTAB
From VDD Power-Up and after input clock
stabilization or de-assertion of PD# to 1st clock
0.50
1
ms
1,2
Input SS Modulation
Frequency
fMODIN
Allowable Frequency
(Triangular Modulation)
30
33
kHz
1
OE# Latency
tLATOE#
DIF start after OE# assertion
DIF stop after OE# deassertion
412
cycles
1,3
Tdrive_PD#
tDRVPD
DIF output enable after
PD# de-assertion
300
us
1,3
Tfall
tF
Fall time of control inputs
5
ns
1,2
Trise
tR
Rise time of control inputs
5
ns
1,2
SMBus Input Low Voltage
VILSMB
0.8
V
1
SMBus Input High Voltage
VIHSMB
2.1
VDDSMB
V1
SMBus Output Low Voltage
VOLSMB
@ IPULLUP
0.4
V
1
SMBus Sink Current
IPULLUP
@ VOL
4mA
1
Nominal Bus Voltage
VDDSMB
3V to 5V +/- 10%
2.7
5.5
V
1
SCLK/SDATA Rise Time
tRSMB
(Max VIL - 0.15) to (Min VIH + 0.15)
1000
ns
1
SCLK/SDATA Fall Time
tFSMB
(Min VIH + 0.15) to (Max VIL - 0.15)
300
ns
1
SMBus Operating
Frequency
fMAXSMB
Maximum SMBus operating frequency
100
kHz
1,5
1Guaranteed by design and characterization, not 100% tested in production.
2Control input must be monotonic from 20% to 80% of input swing.
6 See the functionality tables for the thresholds for the tri-level and low threshold inputs.
Input Frequency
5The differential input clock must be running for the SMBus to be active
Input Current
3Time from deassertion until outputs are >200 mV
4DIF_IN input
Capacitance
相關(guān)PDF資料
PDF描述
9EX21831AKLF 21831 SERIES, PLL BASED CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72
9FG104DGLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG104DFLF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG104DGILF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG104DFILFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9EZCA0100000000 制造商:Eaton Corporation 功能描述:9E 20 & 30 kVA IAC - Tie for 1+1 Redundant with Maintenance Bypass
9F-110 制造商:NA 功能描述:
9F33U0 制造商:Thomas & Betts 功能描述:30A,PLG,REV,3P3W,DG,U0,600VAC,
9F33U1 制造商:Thomas & Betts 功能描述:30A,PLG,REV,2P3W,DG,U1,125V
9F33U2 制造商:Thomas & Betts 功能描述:30A,PLG,REV,2P3W,DG,U2,3P250VAC