參數(shù)資料
型號(hào): 9DB1904BKLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: 9DB SERIES, PLL BASED CLOCK DRIVER, 19 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72
封裝: ROHS COMPLIANT, PLASTIC, MLF-72
文件頁(yè)數(shù): 11/18頁(yè)
文件大?。?/td> 173K
代理商: 9DB1904BKLFT
IDT
19 Output Differential Buffer for PCIe Gen2 and QPI
1607C—04/19/11
9DB1904B
19 Output Differential Buffer for PCIe Gen2 and QPI
2
Pin Description
PIN #
PIN NAME
PIN TYPE
DESCRIPTION
1
IREF
OUT
This pin establishes the reference for the differential current-mode output
pairs. It requires a fixed precision resistor to ground. 475ohm is the standard
value for 100ohm differential impedance. Other impedances require different
values. See data sheet.
2
GNDA
PWR
Ground pin for the PLL core.
3
VDDA
PWR
3.3V power for the PLL core.
4HIGH_BW#
IN
3.3V input for selecting PLL Band Width
0 = High, 1= Low
5
100M_133M#_LV
IN
Low Threshold Input to select operating frequency.
See Functionality Table for Definition
6
DIF_0
OUT
0.7V differential true clock output
7
DIF_0#
OUT
0.7V differential Complementary clock output
8
DIF_1
OUT
0.7V differential true clock output
9
DIF_1#
OUT
0.7V differential Complementary clock output
10
GND
PWR
Ground pin.
11
VDD
PWR
Power supply, nominal 3.3V
12
DIF_2
OUT
0.7V differential true clock output
13
DIF_2#
OUT
0.7V differential Complementary clock output
14
DIF_3
OUT
0.7V differential true clock output
15
DIF_3#
OUT
0.7V differential Complementary clock output
16
DIF_4
OUT
0.7V differential true clock output
17
DIF_4#
OUT
0.7V differential Complementary clock output
18
OE_01234#
IN
Active low input for enabling DIF pairs 0, 1, 2, 3 and 4.
1 =disable outputs, 0 = enable outputs
19
SMBCLK
IN
Clock pin of SMBUS circuitry, 5V tolerant
20
SMBDAT
I/O
Data pin of SMBUS circuitry, 5V tolerant
21
OE5#
IN
Active low input for enabling DIF pair 5.
1 =disable outputs, 0 = enable outputs
22
DIF_5
OUT
0.7V differential true clock output
23
DIF_5#
OUT
0.7V differential Complementary clock output
24
OE6#
IN
Active low input for enabling DIF pair 6.
1 =disable outputs, 0 = enable outputs
25
DIF_6
OUT
0.7V differential true clock output
26
DIF_6#
OUT
0.7V differential Complementary clock output
27
VDD
PWR
Power supply, nominal 3.3V
28
GND
PWR
Ground pin.
29
OE7#
IN
Active low input for enabling DIF pair 7.
1 =disable outputs, 0 = enable outputs
30
DIF_7
OUT
0.7V differential true clock output
31
DIF_7#
OUT
0.7V differential Complementary clock output
32
OE8#
IN
Active low input for enabling DIF pair 8.
1 =disable outputs, 0 = enable outputs
33
DIF_8
OUT
0.7V differential true clock output
34
DIF_8#
OUT
0.7V differential Complementary clock output
35
SMB_A0
IN
SMBus address bit 0 (LSB)
36
SMB_A1
IN
SMBus address bit 1
相關(guān)PDF資料
PDF描述
9DB1933AKLF 9DB SERIES, PLL BASED CLOCK DRIVER, 19 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72
9DB1933AKLFT 9DB SERIES, PLL BASED CLOCK DRIVER, 19 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72
9DB202CGLF 9DB SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
9DB202CFLF 9DB SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
9DB202CFLFT 9DB SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9DB1933 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Nineteen Output Differential Buffer for PCIe Gen3
9DB1933AKLF 功能描述:時(shí)鐘緩沖器 19 OUTPUT PCIE GEN3 BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
9DB1933AKLFT 功能描述:時(shí)鐘緩沖器 19 OUTPUT PCIE GEN3 BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
9DB202CF 制造商:Integrated Device Technology Inc 功能描述:9DB202CF - Rail/Tube
9DB202CFLF 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 2 HCSL Output PCIe Buffer RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel