參數(shù)資料
型號(hào)： 935260699551
廠商： NXP SEMICONDUCTORS
元件分類： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP208
封裝： PLASTIC, SOT-316, SQFP-208
文件頁數(shù)： 12/148頁
文件大?。?/td> 692K
代理商： 935260699551
1998 Apr 09
109
Philips Semiconductors
Product specication
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
Table 94 Overview of peak data rates for non-increment (burst) block transfer congurations at 33 MHz PCI clock
Note
1. These peak data rates could be reached for transfers with large BLOCKLENGTH settings, in a well performing
PCI-bus system with low bus load and an appropriate target system without cycle stretching or interrupts.
2. No cycle stretching by RDY/DTACK possible.
PROTOCOL
MODE
TIMEOUT
VALUE
WORD
WIDTH
FAST
MODE
TRANSFER
DIRECTION
TARGET SIDE
PEAK DATA
RATE
OVERALL
PEAK DATA
RATE(1)
Intel/Motorola(2)
0
16 bit
enabled
R/W
33 Mbytes/s
23.0 Mbytes/s
Intel/Motorola(2)
0
8 bit
enabled
R/W
16.5 Mbytes/s
13.5 Mbytes/s
Intel/Motorola
1
16 bit
enabled
R/W
22 Mbytes/s
17.0 Mbytes/s
Intel/Motorola
3
16 bit
enabled
R/W
13.2 Mbytes/s
11.2 Mbytes/s
Intel/Motorola(2)
0
16 bit
disabled
R/W
22 Mbytes/s
17.0 Mbytes/s
Intel/Motorola
1
16 bit
disabled
R/W
16.5 Mbytes/s
13.5 Mbytes/s
It is possible to halt an actual block transfer by external
interrupt. This is achieved by setting the XIRQ_EN bit in
the DEBI_CONFIG register and asserting the GPIO3 pin
input to LOW while an block transfer is active. If the
XRESUME bit is set to 0, this will end the current block
transfer within the next two Dwords. When XRESUME = 1
the transfer will go to a wait state, but the transfer
operation will not end (DEBI_ACTIVE still asserted). When
GPIO3 is de-asserted to HIGH the block transfer will
resume. The contents of DEBI_AD and DEBI_COMMAND
registers are steadily updated on actual address and block
length values during block transfer. Due to this it is
possible to abort the transfer, read back actual status, do
other transfers and resume later with the saved
information. It should be noted that after a Dword aligned
read block transfer (i.e. if
BLOCKLENGTH [1:0] + A16 [1:0] = 4 or A16 [1:0] = 0) the
read back value of the DEBI_AD register points to the
consecutive address of the just filled PCI memory range.
After a Dword unaligned transfer the read back DEBI_AD
value points 1 Dword further (it should be noted that this
also effects the value of the remaining BLOCKLENGTH
after interrupt; A16 target address read back is not effected
by this). RPS is able to react on the GPIO3 pin events.The
16 AD lines are set to 3-state while DEBI is in XIRQ wait
state (XRESUME enabled). To support target devices of
different endian type the swap register has to be
configured.
Fig.37 Endian swapping.
handbook, full pagewidth
3210
2301
3210
4-byte swap
the four bytes in a double word
are swapped
2-byte swap
the two bytes in a 2-byte word
are swapped
0123
MHB069
相關(guān)PDF資料
PDF描述
935260699557 SPECIALTY CONSUMER CIRCUIT, PQFP208
935243450551 COLOR SIGNAL ENCODER, PQFP44
935243450557 COLOR SIGNAL ENCODER, PQFP44
935243460551 COLOR SIGNAL ENCODER, PQFP44
935243460557 COLOR SIGNAL ENCODER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935261069122 制造商:NXP Semiconductors 功能描述:IC SECURITY TRANSPONDER PLLMC
935262025112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935262217118 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*