參數(shù)資料
型號(hào): 935249800518
廠商: NXP SEMICONDUCTORS
元件分類: 存儲(chǔ)器
英文描述: SPECIALTY MEMORY CIRCUIT, PDSO40
封裝: 10.16 MM, PLASTIC, SO-40
文件頁數(shù): 3/30頁
文件大小: 223K
代理商: 935249800518
1999 Apr 29
11
Philips Semiconductors
Product specication
2.9-Mbit eld memory
SAA4955TJ
Notes
1. Typical values are valid for Tamb =25 °C, VDD =VDD(O) =VDD(P) = 3.3 V, all voltages referenced to GND. See Fig.1
for configuration.
2. The write cycle timing set-up and hold times are related to VIL of the rising edge of SWCK. They are valid for the
specied LOW- and HIGH-level input voltages (VIL and VIH).
3. The read cycle timing set-up and hold times are related to VIL of the rising edge of SRCK. They are valid for the
specied LOW- and HIGH-level input voltages (VIL and VIH). The load on each output is a 30 pF capacitor to ground
in parallel with a 218
resistor to 1.31 V.
4. Disable times specified are from the initiating edge until the output is no longer driven by the memory. Disable times
are measured by observing the output waveforms. Low values of load resistor and capacitor have to be used to
obtain a short time constant.
Read cycle timing; note 3
tACC
access time after SRCK
see Fig.10
21
ns
ten(Q)
output enable time after SRCK
see Fig.14
21
ns
tdis(Q)
output disable time after SRCK
note 4; see Fig.14
12
ns
th(Q)
output hold time after SRCK
see Fig.10
3
ns
Tcy(SRCK)
SRCK cycle time
see Fig.10
26
ns
tW(SRCKH)
HIGH-level pulse width of SRCK see Fig.10
7
ns
tW(SRCKL)
LOW-level pulse width of SRCK
see Fig.10
7
ns
tsu(RSTR)
set-up time RSTR
see Fig.10
5
ns
th(RSTR)
hold time RSTR
see Fig.10
3
ns
tsu(RE)
set-up time RE
see Fig.13
5
ns
th(RE)
hold time RE
see Fig.13
3
ns
tW(REL)
LOW-level pulse width of RE
see Fig.13
9
ns
tsu(OE)
set-up time OE
see Fig.14
5
ns
th(OE)
hold time OE
see Fig.14
3
ns
tW(OEL)
LOW-level pulse width of OE
see Fig.14
9
ns
tt
transition time (rise and fall)
see Fig.10
330
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.(1)
MAX.
UNIT
相關(guān)PDF資料
PDF描述
935249800512 SPECIALTY MEMORY CIRCUIT, PDSO40
935260439118 0.014 A BATTERY CHARGE CONTROLLER, 200 kHz SWITCHING FREQ-MAX, PDSO20
935260514112 0.014 A BATTERY CHARGE CONTROLLER, 200 kHz SWITCHING FREQ-MAX, PDIP20
935260439112 0.014 A BATTERY CHARGE CONTROLLER, 200 kHz SWITCHING FREQ-MAX, PDSO20
935261411112 0.014 A BATTERY CHARGE CONTROLLER, 200 kHz SWITCHING FREQ-MAX, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9-3525-012 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E
935252-5 制造商:C-H 功能描述:935252-5
935257650112 制造商:NXP Semiconductors 功能描述:SUB ONLY ICSUBS TO 935257650112
935260093112 制造商:NXP Semiconductors 功能描述:IC AVIC ADV BASESTATION 14SOIC
935261069122 制造商:NXP Semiconductors 功能描述:IC SECURITY TRANSPONDER PLLMC