- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364542 > 87C552 (NXP SEMICONDUCTORS) 80C51 8-bit microcontroller 8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O PDF資料下載
參數(shù)資料
| 型號： | 87C552 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 80C51 8-bit microcontroller 8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O |
| 中文描述： | 8-BIT, OTPROM, MICROCONTROLLER |
| 文件頁數(shù)： | 18/24頁 |
| 文件大?。?/td> | 193K |
| 代理商： | 87C552 |
Philips Semiconductors
Product specification
87C552
80C51 8-bit microcontroller
8K/256 OTP, 8 channel 10 bit A/D, I
2
C, PWM, capture/compare, high I/O
1998 May 01
18
EPROM CHARACTERISTICS
The 87C552 is programmed by using a modified Quick-Pulse
Programming
algorithm. It differs from older methods in the value
used for V
PP
(programming supply voltage) and in the width and
number of the ALE/PROG pulses.
The 87C552 contains two signature bytes that can be read and used
by an EPROM programming system to identify the device. The
signature bytes identify the device as an 87C552 manufactured by
Philips.
Table 3 shows the logic levels for reading the signature byte, and for
programming the program memory, the encryption table, and the
lock bits. The circuit configuration and waveforms for quick-pulse
programming are shown in Figures 15 and 16. Figure 17 shows the
circuit configuration for normal program memory verification.
Quick-Pulse Programming
The setup for microcontroller quick-pulse programming is shown in
Figure 15. Note that the 87C552 is running with a 4 to 6MHz
oscillator. The reason the oscillator needs to be running is that the
device is executing internal address and program data transfers.
The address of the EPROM location to be programmed is applied to
ports 1 and 2, as shown in Figure 15. The code byte to be
programmed into that location is applied to port 0. RST, PSEN, and
pins of ports 2 and 3 specified in Table 3 are held at the “Program
Code Data” levels indicated in Table 3. The ALE/PROG is pulsed
low 25 times as shown in Figure 16.
To program the encryption table, repeat the 25-pulse programming
sequence for addresses 0 through 1FH, using the “Pgm Encryption
Table” levels. Do not forget that after the encryption table is
programmed, verification cycles will produce only encrypted data.
To program the lock bits, repeat the 25-pulse programming
sequence using the “Pgm Lock Bit” levels. After one lock bit is
programmed, further programming of the code memory and
encryption table is disabled. However, the other lock bit can still be
programmed.
Note that the EA/V
PP
pin must not be allowed to go above the
maximum specified V
PP
level for any amount of time. Even a narrow
glitch above that voltage can cause permanent damage to the
device. The V
PP
source should be well regulated and free of glitches
and overshoot.
Program Verification
If lock bit 2 has not been programmed, the on-chip program memory
can be read out for program verification. The address of the program
memory locations to be red is applied to ports 1 and 2 as shown in
Figure 17. The other pins are held at the “Verify Code Data” levels
indicated in Table 3. The contents of the address location will be
emitted on port 0. External pull-ups are required on port 0 for this
operation.
If the encryption table has been programmed, the data presented at
port 0 will be the exclusive NOR of the program byte with one of the
encryption bytes. The user will have to know the encryption table
contents in order to correctly decode the verification data. The
encryption table itself cannot be read out.
Reading the Signature Bytes
The signature bytes are read by the same procedure as a normal
verification of locations 030H and 031H, except that P3.6 and P3.7
need to be pulled to a logic low. The values are:
(030H) = 15H indicates manufactured by Philips Components
(031H) = 94H indicates 87C552
Program/Verify Algorithms
Any algorithm in agreement with the conditions listed in Table 3, and
which satisfies the timing specifications, is suitable.
Table 3. EPROM Programming Modes
MODE
RST
PSEN
ALE/PROG
EA/V
PP
1
P2.7
P2.6
P3.7
P3.6
Read signature
1
0
1
0
0
0
0
Program code data
1
0
0*
V
PP
1
1
0
1
1
Verify code data
1
0
1
0
0
1
1
Pgm encryption table
1
0
0*
V
PP
V
PP
V
PP
1
0
1
0
Pgm lock bit 1
1
0
0*
1
1
1
1
Pgm lock bit 2
NOTES:
1. 0 = Valid low for that pin; 1 = valid high for that pin.
2. V
PP
= 12.75V
±
0.25V.
3. V
DD
= 5V
±
10% during programming and verification.
*
ALE/PROG receives 25 programming pulses while V
PP
is held at 12.75V. Each programming pulse is low for 100
μ
s (
±
10
μ
s) and high for a
minimum of 10
μ
s.
1
0
0*
1
1
0
0
Trademark phrase of Intel Corporation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 87C554 | 80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP |
| 87C575 | 80C51 8-bit microcontroller family(80C51 8位微控制器系列) |
| 87C576 | 80C51 8-bit microcontroller family(80C51八位微控制器系列) |
| 87C652 | 80C51 8-bit microcontroller 8K/16K, 256 OTP, I2C |
| 87C654 | CMOS single-chip 8-bit microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 87C552/BMA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| 87C554 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP |
| 87C575 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 8K/256 OTP/ROM/ROMless, 4 comparator, failure detect circuitry, watchdog timer |
| 87C576 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 8K/256 OTP/ROM, 6 channel 10-bit A/D, 4 comparators, failure detect circuitry, watchdog timer |
| 87C58 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。