- 您現在的位置：買賣IC網 > PDF目錄364521 > 85301AGL 2:1 DIFFERENTIAL-TO-LVPECL MULTIPLEXER PDF資料下載
參數資料
| 型號： | 85301AGL |
| 英文描述： | 2:1 DIFFERENTIAL-TO-LVPECL MULTIPLEXER |
| 中文描述： | 2:1差分至的LVPECL復用器 |
| 文件頁數： | 5/19頁 |
| 文件大?。?/td> | 301K |
| 代理商： | 85301AGL |
85301AK
www.icst.com/products/hiperclocks.html
REV. A JANUARY 16, 2006
5
Integrated
Circuit
Systems, Inc.
ICS85301
2:1
D
IFFERENTIAL
-
TO
-LVPECL M
ULTIPLEXER
A
DDITIVE
P
HASE
J
ITTER
Additive Phase Jitter
3.3V or 2.5V @ 622MHz (12KHz to 20MHz)
= 0.009ps typical
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
1k
10k
100k
1M
10M
100M
The spectral purity in a band at a specific offset from the funda-
mental compared to the power of the fundamental is called the
dBc Phase Noise.
This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise
power present in a 1Hz band at a specified offset from the fun-
damental frequency to the power value of the fundamental. This
ratio is expressed in decibels (dBm) or a ratio of the power in
As with most timing specifications, phase noise measurements
have issues. The primary issue relates to the limitations of the
equipment. Often the noise floor of the equipment is higher than
the noise floor of the device. This is illustrated above. The de-
the 1Hz band to the power in the fundamental. When the re-
quired offset is specified, the phase noise is called a
dBc
value,
which simply means dBm at a specified offset from the funda-
mental. By investigating jitter in the frequency domain, we get a
better understanding of its effects on the desired application over
the entire time record of the signal. It is mathematically possible
to calculate an expected bit error rate given a phase noise plot.
vice meets the noise floor of what is shown, but can actually be
lower. The phase noise is dependant on the input source and
measurement equipment.
O
FFSET
F
ROM
C
ARRIER
F
REQUENCY
(H
Z
)
S
H
O
Z
相關PDF資料 |
PDF描述 |
|---|---|
| 85301AG | 2:1 DIFFERENTIAL-TO-LVPECL MULTIPLEXER |
| 853054AG | 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER |
| 853054AL | 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER |
| 854660 | Analog Filter |
| 854661 | Analog Filter |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 85301AGLF | 制造商:Integrated Device Technology Inc 功能描述:Clock Multiplexer 2-IN LVPECL 16-Pin TSSOP Tube 制造商:IDT from Components Direct 功能描述:IDT 85301AGLF CLOCK MANAGEMENT - Rail/Tube 制造商:IDT 功能描述:IDT 85301AGLF Clock Management |
| 85301AKLF | 制造商:Integrated Device Technology Inc 功能描述:Clock Multiplexer 2-IN LVPECL 16-Pin VFQFN Tube 制造商:IDT from Components Direct 功能描述:IDT 85301AKLF CLOCK MANAGEMENT - Rail/Tube 制造商:IDT 功能描述:IDT 85301AKLF Clock Management |
| 853020000 | 制造商:Molex 功能描述: |
| 85302-0062 | 功能描述:標準環(huán)形連接器 COAX.CABLE CONNECT.F T.FEMALE K7200631353 RoHS:否 制造商:Hirose Connector 系列:EM-W 產品類型:Accessories 位置/觸點數量:1 觸點類型: 觸點電鍍: 安裝風格:Cable 外殼材質: 端接類型:Clamp 電壓額定值: |
| 85302-0191 | 制造商:MOLEX 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。