參數(shù)資料
型號(hào)： 82845GE
廠商： Intel Corp.
英文描述： 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
中文描述： 82845GE圖形和內(nèi)存控制器中樞（GMCH）和82845PE內(nèi)存控制器中樞（MCH）
文件頁(yè)數(shù)： 5/157頁(yè)
文件大小： 1407K
代理商： 82845GE
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
5
R
3.8.17.
3.8.18.
3.8.19.
3.8.20.
3.8.21.
3.8.22.
3.8.23.
3.8.24.
MBASE1 – Memory Base Address Register – Device #1........................... 96
MLIMIT1 – Memory Limit Address Register – Device #1............................ 97
PMBASE1 – Prefetchable Memory Base Address Register – Device #1 ... 98
PMLIMIT1 – Prefetchable Memory Limit Address Register – Device #1.... 99
BCTRL1 – PCI-PCI Bridge Control Register – Device #1......................... 100
ERRCMD1 – Error Command Register – Device #1 ................................ 101
DWTMC – DRAM Write Thermal Management Control........................... 102
DRTMC – DRAM Read Thermal Management Control............................ 104
4.
System Address Map............................................................................................................... 105
4.1.
Memory Address Ranges............................................................................................ 105
4.1.1.
VGA and MDA Memory Space.................................................................. 106
4.1.2.
PAM Memory Spaces................................................................................ 107
4.1.3.
ISA Hole Memory Space........................................................................... 108
4.1.4.
TSEG SMM Memory Space...................................................................... 108
4.1.5.
System Bus Interrupt APIC Memory Space.............................................. 109
4.1.6.
High SMM Memory Space ........................................................................ 109
4.1.7.
AGP Aperture Space (Device #0 BAR)..................................................... 109
4.1.8.
AGP Memory and Prefetchable Memory................................................... 109
4.1.9.
Hub Interface A Subtractive Decode......................................................... 110
4.2.
AGP Memory Address Ranges ................................................................................... 110
4.2.1.
AGP DRAM Graphics Aperture................................................................. 110
4.3.
System Management Mode (SMM) Memory Range................................................... 111
4.3.1.
SMM Space Definition............................................................................... 111
4.3.2.
SMM Space Restrictions........................................................................... 112
4.4.
I/O Address Space ...................................................................................................... 112
4.5.
MCH-M Decode Rules and Cross-Bridge Address Mapping ...................................... 112
4.5.1.
Decode Rules for the Hub Interface A ...................................................... 112
4.5.2.
AGP Interface Decode Rules.................................................................... 113
5.
Functional Description.............................................................................................................. 114
5.1.
Host Interface Overview.............................................................................................. 114
5.1.1.
Dynamic Bus Inversion.............................................................................. 114
5.1.2.
System Bus Interrupt Delivery................................................................... 114
5.1.3.
Upstream Interrupt Messages................................................................... 115
5.2.
System Memory Interface ........................................................................................... 115
5.2.1.
DDR Interface Overview............................................................................ 115
5.2.2.
Memory Organization and Configuration................................................... 116
5.2.2.1.
Configuration Mechanism for SO-DIMMs..................................... 116
5.2.2.1.1.
Memory Detection and Initialization............................ 116
5.2.2.1.2.
SMBus Configuration and Access of the Serial
Presence Detect Ports................................................ 116
5.2.2.1.3.
Memory Register Programming ................................. 116
5.2.3.
DRAM Performance Description............................................................... 117
5.2.3.1.
Data Integrity (ECC) ..................................................................... 117
5.3.
AGP Interface Overview.............................................................................................. 117
5.3.1.
AGP Target Operations............................................................................. 118
5.3.2.
AGP Transaction Ordering........................................................................ 119
5.3.3.
AGP Signal Levels .................................................................................... 119
5.3.4.
4x AGP Protocol........................................................................................ 119
5.3.5.
Fast Writes................................................................................................ 119
5.3.6.
AGP FRAME# Transactions on AGP........................................................ 120
相關(guān)PDF資料
PDF描述
8284A Clock Generator and Driver for 8066, 8088 Processors
8284A-1 Clock Generator and Driver for 8066, 8088 Processors
8284 TWO-OUTPUT LNB SUPPLY AND CONTROL-VOLTAGE REGULATOR
82865G Intel 865G/865GV Graphics and Memory Controller Hub
82865GV Intel 865G/865GV Graphics and Memory Controller Hub
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82845GL 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
82845GV 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
82845GX 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
82845MP 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845MX 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*