- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378215 > 82433LX (INTEL CORP) LOCAL BUS ACCELERATOR (LBX) PDF資料下載
參數(shù)資料
| 型號： | 82433LX |
| 廠商： | INTEL CORP |
| 元件分類： | 總線控制器 |
| 英文描述： | LOCAL BUS ACCELERATOR (LBX) |
| 中文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | QFP-160 |
| 文件頁數(shù)： | 8/53頁 |
| 文件大小： | 540K |
| 代理商： | 82433LX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
82433LX/82433NX
1.4 PCI TRDY
Y
Interface
The PCI control signals do not interface to the LBXs,
instead these signals connect to the 82434LX
PCMC component. The main function of the LBXs
PCI interface is to drive address and data onto PCI
when the CPU targets PCI and to latch address and
data when a PCI master targets main memory.
The TRDY
Y
option provides the capability for zero-
wait state performance on PCI when the Pentium
processor performs sequential writes to PCI. This
option requires that PCI TRDY
Y
be connected to
each LBX, for a total of two additional connections in
the system. These two TRDY
Y
connections are in
addition to the single TRDY
Y
connection that the
PCMC requires.
1.5 Parity Support
The LBXs support byte parity on the host bus (CPU
and second level cache) and main memory buses
(local DRAM). The LBXs support parity during the
address and data phases of PCI transactions to/
from the host bridge.
2.0 SIGNAL DESCRIPTIONS
This section provides a detailed description of each
signal. The signals (Figure 3) are arranged in func-
tional groups according to their associated interface.
The ‘
Y
’ symbol at the end of a signal name indicates
that the active, or asserted state occurs when the
signal is at a low voltage level. When ‘
Y
’ is not pres-
ent after the signal name, the signal is asserted
when at the high voltage level.
The terms assertion and negation are used exten-
sively. This is done to avoid confusion when working
with a mixture of ‘a(chǎn)ctive-low’ and ‘a(chǎn)ctive-high’ sig-
nals. The term
assert
, or
assertion
indicates that a
signal is active, independent of whether that level is
represented by a high or low voltage. The term
ne-
gate
, or
negation
indicates that a signal is inactive.
The following notations are used to describe the sig-
nal type.
in
Input is a standard input-only signal.
out
Totem Pole output is a standard active driver.
t/s
Tri-State is a bi-directional, tri-state input/out-
put pin.
290478–4
Figure 3. LBX Signals
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82433NX | LOCAL BUS ACCELERATOR (LBX) |
| 82434LX | PCI, CACHE AND MEMORY CONTROLLER PCMC |
| 82434NX | PCI, CACHE AND MEMORY CONTROLLER PCMC |
| 82437FX | System Controller(系統(tǒng)控制器) |
| 82438FX | Data Path Unit(數(shù)據(jù)路徑單元) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82433NX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:LOCAL BUS ACCELERATOR (LBX) |
| 82434LX | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 82434NX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:PCI, CACHE AND MEMORY CONTROLLER PCMC |
| 824352 | 制造商: 功能描述: 制造商:Amphenol Corporation 功能描述: 制造商:undefined 功能描述: |
| 82-4352 | 功能描述:RF 連接器 N M39012/01-0005 RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。
