- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378215 > 82433LX (INTEL CORP) LOCAL BUS ACCELERATOR (LBX) PDF資料下載
參數(shù)資料
| 型號： | 82433LX |
| 廠商： | INTEL CORP |
| 元件分類： | 總線控制器 |
| 英文描述： | LOCAL BUS ACCELERATOR (LBX) |
| 中文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | QFP-160 |
| 文件頁數(shù)： | 11/53頁 |
| 文件大?。?/td> | 540K |
| 代理商： | 82433LX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
82433LX/82433NX
2.4 PCMC Interface Signals
(Continued)
Signal
Type
Description
EOL
t/s
End Of Line:
This signal is asserted when a PCI master read or write transaction is about
to overrun a cache line boundary. The low order LBX will have this pin connected to the
PCMC (internally pulled up in the PCMC). The high order LBX connects this pin to a pull-
down resistor. With one LBX EOL line being pulled down and the other LBX EOL pulled
up, the LBX samples the value of this pin on the negation of the RESET signal to
determine if it’s the high or low order LBX.
PPOUT
t/s
LBX PARITY:
This signal reflects the parity of the 16 AD lines driven from or latched into
the LBX, depending on the command driven on PIG
[
3:0
]
. The PCMC uses PPOUT from
both LBXs (called PPOUT
[
1:0
]
) to calculate the PCI parity signal (PAR) for CPU to PCI
transactions during the address phase of the PCI cycle. The LBX uses PPOUT to check
the PAR signal for PCI master transactions to memory during the address phase of the
PCI cycle. When transmitting data to PCI the PCMC uses PPOUT to calculate the proper
value for PAR. When receiving data from PCI the PCMC uses PPOUT to check the value
received on PAR.
If the L2 cache does not implement parity, the LBX will calculate parity so the PCMC can
drive the correct value on PAR during L2 reads initiated by a PCI master. The LBX
samples the PPOUT signal at the negation of reset and compares that state with the state
of EOL to determine whether the L2 cache implements parity. The PCMC internally pulls
down PPOUT
[
0
]
and internally pulls up PPOUT
[
1
]
. The L2 supports parity if PPOUT
[
0
]
is
connected to the high order LBX and PPOUT
[
1
]
is connected to the low order LBX. The
L2 is defined to not support parity if these connections are reversed, and for this case, the
LBX will calculate parity. For normal operations either connection allows proper parity to
be driven to the PCMC.
2.5 Reset and Clock Signals
Signal
Type
Description
HCLK
in
HOST CLOCK:
HCLK is input to the LBX to synchronize command and data from the host
and memory interfaces. This input is derived from a buffered copy of the PCMC HCLKx
output.
PCLK
in
PCI CLOCK:
All timing on the LBX PCI interface is referenced to the PCLK input. All
output signals on the PCI interface are driven from PCLK rising edges and all input signals
on the PCI interface are sampled on PCLK rising edges. This input is derived from a
buffered copy of the PCMC PCLK output.
RESET
in
RESET:
Assertion of this signal resets the LBX. After RESET has been negated the LBX
configures itself by sampling the EOL and PPOUT pins. RESET is driven by the PCMC
CPURST pin. The RESET signal is synchronous to HCLK and must be driven directly by
the PCMC.
LP1
out
LOOP 1:
Phase Lock Loop Filter pin. The filter components required for the LBX are
connected to these pins.
LP2
in
LOOP 2:
Phase Lock Loop Filter pin. The filter components required for the LBX are
connected to these pins.
TEST
in
TEST:
The TEST pin must be tied low for normal system operation.
TSCON
in
TRI-STATE CONTROL:
This signal enables the output buffers on the LBX. This pin must
be held high for normal operation. If TSCON is negated, all LBX outputs will tri-state.
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82433NX | LOCAL BUS ACCELERATOR (LBX) |
| 82434LX | PCI, CACHE AND MEMORY CONTROLLER PCMC |
| 82434NX | PCI, CACHE AND MEMORY CONTROLLER PCMC |
| 82437FX | System Controller(系統(tǒng)控制器) |
| 82438FX | Data Path Unit(數(shù)據(jù)路徑單元) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82433NX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:LOCAL BUS ACCELERATOR (LBX) |
| 82434LX | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 82434NX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:PCI, CACHE AND MEMORY CONTROLLER PCMC |
| 824352 | 制造商: 功能描述: 制造商:Amphenol Corporation 功能描述: 制造商:undefined 功能描述: |
| 82-4352 | 功能描述:RF 連接器 N M39012/01-0005 RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。
