- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382826 > 79RC32355133DHI (Integrated Device Technology, Inc.) Communications Processor PDF資料下載
參數(shù)資料
| 型號： | 79RC32355133DHI |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | Communications Processor |
| 中文描述： | 通信處理器 |
| 文件頁數(shù)： | 16/47頁 |
| 文件大小： | 987K |
| 代理商： | 79RC32355133DHI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
16 of 47
May 25, 2004
IDT 79RC32355
AC Timing Definitions
Below are examples of the AC timing characteristics used throughout this document.
Figure 5 AC Timing Definitions Waveform
Symbol
Definition
Tperiod
Clock period.
Tlow
Clock low. Amount of time the clock is low in one clock period.
Thigh
Clock high. Amount of time the clock is high in one clock period.
Trise
Rise time. Low to high transition time.
Tfall
Fall time. High to low transition time.
Tjitter
Jitter. Amount of time the reference clock (or signal) edge can vary on either the rising or falling edges.
Tdo
Data out. Amount of time after the reference clock edge that the output will become valid. The minimum time represents the data output hold.
The maximum time represents the earliest time the designer can use the data.
Tzd
Z state to data valid. Amount of time after the reference clock edge that the tri-stated output takes to become valid.
Tdz
Data valid to Z state. Amount of time after the reference clock edge that the valid output takes to become tri-stated.
Tsu
Input set-up. Amount of time before the reference clock edge that the input must be valid.
Thld
Input hold. Amount of time after the reference clock edge that the input must remain valid.
Tpw
Pulse width. Amount of time the input or output is active.
Table 4 AC Timing Definitions
Tdz
Tzd
Tdo
Tpw
Thld
Tsu
Tlow
Thigh
Tperiod
clock
Output signal 1
Output signal 2
Input Signal 1
Signal
Tjitter
Trise
Tfall
Tdo
相關PDF資料 |
PDF描述 |
|---|---|
| 79RC32364 | RISController Embedded 32-bit Microprocessor, based on RISCore32300 |
| 79RC32V364100DA | RISController Embedded 32-bit Microprocessor, based on RISCore32300 |
| 79RC32V364100DAI | RISController Embedded 32-bit Microprocessor, based on RISCore32300 |
| 79RC32V364133DA | RISController Embedded 32-bit Microprocessor, based on RISCore32300 |
| 79RC32V364133DAI | RISController Embedded 32-bit Microprocessor, based on RISCore32300 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 79RC32355-133DHI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor |
| 79RC32355150DH | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor |
| 79RC32355-150DH | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor |
| 79RC32355150DHI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor |
| 79RC32355-150DHI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復。