參數(shù)資料
型號: 78Q8430-100IGTR/F
廠商: Maxim Integrated Products
文件頁數(shù): 75/88頁
文件大小: 0K
描述: IC LAN MEDIA ACCESS CTLR 100LQFP
產品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 1,000
控制器類型: 以太網控制器,MAC/PHY
電源電壓: 3.3V
電流 - 電源: 230mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP
供應商設備封裝: 100-LQFP(14x14)
包裝: 帶卷 (TR)
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
77
Bits
Symbol
Type
Default Description
1
JAB
RC/LH
0
Jabber Detect
In 10Base-T mode, this bit is set during a jabber event. After
the event, the bit remains set until cleared by a read operation.
0
EXTD
R
1
Extended Capability
Reads 1 to indicate the 78Q8430 PHY provides an extended
register set (MR2 and beyond).
7.7.4
PHY Identifier Registers – MR2, MR3
MR2: PHY Identifier Register 1
Bits
Symbol
Type
Value
Description
15:0
OUI
[23:6]
R
000Eh
Organizationally Unique Identifier
This value is 00-C0-39 for Teridian Semiconductor Corporation.
This register contains 16 of the upper 18 bits of the identifier.
MR3: PHY Identifier Register 2
Bits
Symbol
Type
Value
Description
15:10
OUI
[5:0]
R
1Ch
Organizationally Unique Identifier
The remaining 6 bits of the 24-bit OUI.
9:4
MN
R
23h
Model Number
The 23 from the model number is encoded into the 6 bits.
3:0
RN
R
03h
Revision Number
The value 0011 corresponds to the third revision of the silicon.
7.7.5
PHY Auto-Negotiation Advertisement Registers – MR4
Bits
Symbol
Type
Default Description
15
NP
R
0
Next Page
Not supported. Reads logic zero.
14
RSVD
R
0
Reserved
13
RF
R/W
0
Remote Fault
Setting this bit to 1 allows the device to indicate to the link
partner a Remote Fault Condition.
12:5
TAF
R/W
(0Fh)
Technology Ability Field
The default value of this field is dependent upon the MR1.15:
11 register bits. This field can be overwritten by management
to auto-negotiate to an alternate common technology. Writing
to this register has no effect until auto-negotiation is re-initiated.
12
A7
R
0
Reserved
11
ASYMP
R/W
0
Asymmetric PAUSE Operation for Full Duplex Links
0 = Asymmetric PAUSE operation not supported
1 = Asymmetric PAUSE operation is supported
Writing to this register has no effect until auto-negotiation is
re-initiated.
10
PAUSE
R/W
0
PAUSE Operation for Full Duplex Links
0 = PAUSE operation not supported
1 = PAUSE operation is supported
Writing to this register has no effect until auto-negotiation is
re-initiated.
9
A4
R
0
100BASE-T4
The 78Q8430 PHY does not support 100BASE-T4 operations.
8
A3
R/W
1
100BASE-TX Full Duplex
This bit will be set to 1 upon reset and is writeable. Writing to
this register has no effect until auto-negotiation is re-initiated.
相關PDF資料
PDF描述
GRM2165C1H510JZ01D CAP CER 51PF 50V 5% NP0 0805
MAX5942BCSE+ IC IEEE 802.3AF POE SYSTM 16SOIC
MAX5984DETI+T IC CTRLR PD IEEE W/MOSFT 28TQFN
PIC16HV785-E/P IC PIC MCU FLASH 2KX14 20DIP
MAX5984AETI+T IC CTRLR PD IEEE W/MOSFT 28TQFN
相關代理商/技術參數(shù)
參數(shù)描述
78Q8430-128CGT/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-128CGTR/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-ARM9-EVM 功能描述:EVALUATION MODULE 78Q8430 ARM9 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
78Q8430EBST#DB 功能描述:以太網開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
78Q8430STEM#DB 功能描述:以太網開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: