- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360515 > 7531GROUP 250MA CMOS LDO, ISUPPLY 1UA & 2% VOUT ACCURACY, -40C to +125C, 3-SOT-89, T/R PDF資料下載
參數(shù)資料
| 型號： | 7531GROUP |
| 英文描述： | 250MA CMOS LDO, ISUPPLY 1UA & 2% VOUT ACCURACY, -40C to +125C, 3-SOT-89, T/R |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 33/64頁 |
| 文件大小： | 633K |
| 代理商： | 7531GROUP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
7531 Group
MITSUBISHI MICROCOMPUTERS
33
NOTES ON PROGRAMMING
Processor Status Register
The contents of the processor status register (PS) after reset are
undefined except for the interrupt disable flag I which is “1”. After
reset, initialize flags which affect program execution. In particular, it
is essential to initialize the T flag and the D flag because of their
effect on calculations.
Interrupts
The contents of the interrupt request bit do not change even if the
BBC or BBS instruction is executed immediately after they are
changed by program because this instruction is executed for the pre-
vious contents. For executing the instruction for the changed con-
tents, execute one instruction before executing the BBC or BBS in-
struction.
Decimal Calculations
For calculations in decimal notation, set the decimal mode flag D to
“1”, then execute the ADC instruction or SBC instruction. In this
case, execute SEC instruction, CLC instruction or CLD instruction
after executing one instruction before the ADC instruction or SBC
instruction.
In the decimal mode, the values of the N (negative), V (overflow)
and Z (zero) flags are invalid.
Timers
When n (0 to 255) is written to a timer latch, the frequency division
ratio is 1/(n+1).
When a count source of timer X is switched, stop a count of timer X.
Ports
The values of the port direction registers cannot be read.
That is, it is impossible to use the LDA instruction, memory opera-
tion instruction when the T flag is “1”, addressing mode using di-
rection register values as qualifiers, and bit test instructions such
as BBC and BBS.
It is also impossible to use bit operation instructions such as CLB
and SEB and read/modify/write instructions of direction registers
for calculations such as ROR.
For setting direction registers, use the LDM instruction, STA in-
struction, etc.
Set "1" to each bit 6 of the port P3 direction register and the port P3
register.
A-D Converter
The comparator uses internal capacitors whose charge will be lost if
the clock frequency is too low.
Make sure that f(X
IN
) is 500kHz or more during A-D conversion.
Do not execute the STP instruction during A-D conversion.
Instruction Execution Timing
The instruction execution time can be obtained by multiplying the
frequency of the internal clock
φ
by the number of cycles mentioned
in the machine-language instruction table.
The frequency of the internal clock
φ
is the same as that of the X
IN
in
double-speed mode, twice the X
IN
cycle in high-speed mode and 8
times the X
IN
cycle in middle-speed mode.
CPU Mode Register
The oscillation mode selection bit can be rewritten only once after
releasing reset. However, after rewriting it is disable to write any value
to the bit.
When a ceramic oscillation is selected, a double-speed mode of the
clock division ratio selection bits can be used. Do not use it when an
RC oscillation is selected.
NOTES ON USE
Handling of Power Source Pin
In order to avoid a latch-up occurrence, connect a capacitor suitable
for high frequencies as bypass capacitor between power source pin
(Vcc pin) and GND pin (Vss pin). Besides, connect the capacitor to
as close as possible. For bypass capacitor which should not be lo-
cated too far from the pins to be connected, a ceramic capacitor of
0.01 μF to 0.1 μF is recommended.
One Time PROM Version
The CNVss pin is connected to the internal memory circuit block by a
low-ohmic resistance, since it has the multiplexed function to be a
programmable power source pin (V
PP
pin) as well.
To improve the noise reduction, connect a track between CNVss pin
and Vss pin with 1 to 10 k
resistance.
The mask ROM version track of CNVss pin has no operational inter-
ference even if it is connected via a resistor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 7531 | 250mA CMOS LDO, Isupply 1uA and 2% Vout Accuracy, -40C to +125C, 3-SOT-23, T/R |
| 7532 | Low Quiescent Current LDO, -40C to +125C, 3-SOT-23, T/R |
| 7533 | 250mA CMOS LDO, lsupply 1uA and 2% Vout Accuracy, -40C to +125C, 3-SOT-23, T/R |
| 753252 | 250mA CMOS LDO, lsupply 1uA and 2% Vout Accuracy, -40C to +125C, 3-SOT-23, T/R |
| 7535 | Low Quiescent Current LDO, -40C to +125C, 3-SOT-23, T/R |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 7532 | 制造商:BM Connecting Cables 功能描述:T/STONE G KVLR GLVS 9 |
| 7532/7536 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:7532/7536 Group USER＇S MANUALHardware Manual & Device User＇s Manual 1715K/SEP.05.00 |
| 75320 | 功能描述:BIT MICRO HEX SYST4 2.0MM 28MM RoHS:否 類別:工具 >> 螺釘和螺母驅(qū)動器 - 刀片和位 系列:系統(tǒng) 4 標準包裝:1 系列:TorqueVario™ 類型:十字槽刀片 尺寸:#2 長度:7.48"（190mm） 特點:絕緣達 10,000V 重量:0.07 磅（31.75g） |
| 753201102GP | 制造商:CTS Corporation 功能描述:RES NET 1K OHM 2% 17/25W 200PPM/ C BUS 20PIN DUAL ROW SMD - Bulk |
| 753201102GPTR13 | 制造商:CTS Corporation 功能描述:RES NET 1K OHM 2% 17/25W 200PPM/ C BUS 20PIN DUAL ROW SMD - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。