- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370123 > 74ETL16245 (National Semiconductor Corporation) 16-Bit Data Transceiver with Incident Wave Switching PDF資料下載
參數(shù)資料
| 型號(hào)： | 74ETL16245 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 16-Bit Data Transceiver with Incident Wave Switching |
| 中文描述： | 16位數(shù)據(jù)收發(fā)器事件波開(kāi)關(guān) |
| 文件頁(yè)數(shù)： | 2/10頁(yè) |
| 文件大?。?/td> | 190K |
| 代理商： | 74ETL16245 |
Functional Description
The device uses byte-wide Direction (DIR) control and Out-
put Enable (OE) controls. The DIR inputs determine the di-
rection of data flow through the device. The OE inputs dis-
able the A and the B ports.
The part contains active circuitry which keeps all outputs
disabled when V
CC
is less than 2.2V to aid in live insertion
applications.
Truth Table
(Each 8-bit Section)
Inputs
Operation
OE
DIR
L
L
H
L
H
X
A Data to B Bus
B Data to A Bus
Isolation
Logic Diagrams
(Positive Logic)
TL/F/11654–3
TL/F/11654–4
ETL’s Improved Noise Immunity
TTL input thresholds are typically determined by tempera-
ture-dependent junction voltages which result in worst case
input thresholds between 0.8V and 2.0V. By contrast, ETL
provides greater noise immunity because its input thresh-
olds are determined by current mode input circuits similar to
those used for ECL or BTL. ETL’s worst case input thresh-
olds, between 1.4V and 1.6V, are compensated for temper-
ature, voltage and process variations.
Incident Wave Switching
When TTL logic is used to drive fully loaded backplanes, the
combination of low backplane bus characteristic imped-
ance, wide TTL input threshold range and limited TTL drive
generally require multiple waveform reflections before a val-
id signal can be received across the backplane. The VME
International Trade Association (VITA) defined ETL to pro-
vide incident wave switching which increases the data trans-
fer rate of a VME backplane and extends the life of VME
applications. TTL compatibility with existing VME back-
planes and modules was maintained.
Improved Input Threshold Characteristics of ETL
TL/F/11654–5
ABTC Worst Case V
OUT
–V
IN
TL/F/11654–6
ETL Worst Case V
OUT
–V
IN
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F00 | Quad 2-Input NAND Gate(四2輸入與非門(mén)) |
| 74F02 | Quad 2-Input NOR Gate(四2輸入或非門(mén)) |
| 74F04 | Hex Inverter(六反相器) |
| 74F08 | Quad 2-Input AND Gate(四2輸入與門(mén)) |
| 74F109 | Dual JK Positive Edge-Triggered Flip-Flop(雙通道正向邊沿觸發(fā)的J-K觸發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F | 制造商:BOURNS 制造商全稱(chēng):Bourns Electronic Solutions 功能描述:High Q, high self-resonant frequency Varnish coated |
| 74F00 | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:Quad 2-Input NAND Gate |
| 74F00D | 制造商:NXP Semiconductors 功能描述:QUAD 2-INPUT NAND GATE |
| 74F00N | 制造商:NXP Semiconductors 功能描述: |
| 74F00PC | 功能描述:邏輯門(mén) Qd 2-Input NAND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。