- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370123 > 74ETL16245 (National Semiconductor Corporation) 16-Bit Data Transceiver with Incident Wave Switching PDF資料下載
參數(shù)資料
| 型號(hào)： | 74ETL16245 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 16-Bit Data Transceiver with Incident Wave Switching |
| 中文描述： | 16位數(shù)據(jù)收發(fā)器事件波開關(guān) |
| 文件頁數(shù)： | 1/10頁 |
| 文件大小： | 190K |
| 代理商： | 74ETL16245 |
TL/F/11654
5
PRELIMINARY
May 1994
54/74ETL16245 16-Bit Data
Transceiver with Incident Wave Switching
General Description
The 54/74ETL16245 contains sixteen non-inverting bidirec-
tional buffers with TRI-STATE
é
outputs designed with inci-
dent wave switching, live insertion support and enhanced
noise margin for TTL backplane applications.
Both the A and B ports include a bus hold circuit to latch the
output to the value last forced on that pin.
The B port of this device includes 25
X
series output resis-
tors, which minimize undershoot and ringing.
Features
Y
Supports the VME64 ETL specification
Y
Functionally and pin compatible with industry standard
TTL 16245 SSOP pinout
Y
Improved TTL-compatible input threshold range
Y
High drive TTL-compatible outputs (I
OH
e b
60 mA,
I
OL
e
90 mA)
Y
Supports 25
X
incident wave switching on the A port
Y
BiCMOS design significantly reduces power dissipation.
Y
Distributed V
CC
and GND pin configuration minimizes
high-speed switching noise
Y
25
X
series-dampening resistor on B-port
Y
Available in 48-pin SSOP and ceramic flatpak
Y
Guaranteed output skew
Y
Guaranteed simultaneous switching noise level and
dynamic threshold performance
Y
Guaranteed latchup protection
Logic Symbol
TL/F/11654–1
Pin Description
Pin Names
Description
DIR
OE
A
n
B
n
Transmit/Receive Input
Output Enable Input (Active LOW)
Backplane Bus Data
Local Bus Data
Connection Diagram
Pin Assignment for
SSOP and Flatpak
TL/F/11654–2
TRI-STATE
é
is a registered trademark of National Semiconductor Corporation.
C
1995 National Semiconductor Corporation
RRD-B30M105/Printed in U. S. A.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F00 | Quad 2-Input NAND Gate(四2輸入與非門) |
| 74F02 | Quad 2-Input NOR Gate(四2輸入或非門) |
| 74F04 | Hex Inverter(六反相器) |
| 74F08 | Quad 2-Input AND Gate(四2輸入與門) |
| 74F109 | Dual JK Positive Edge-Triggered Flip-Flop(雙通道正向邊沿觸發(fā)的J-K觸發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:High Q, high self-resonant frequency Varnish coated |
| 74F00 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Quad 2-Input NAND Gate |
| 74F00D | 制造商:NXP Semiconductors 功能描述:QUAD 2-INPUT NAND GATE |
| 74F00N | 制造商:NXP Semiconductors 功能描述: |
| 74F00PC | 功能描述:邏輯門 Qd 2-Input NAND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。