參數(shù)資料
型號(hào): 73M1866B-IM/F
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 42/88頁(yè)
文件大?。?/td> 0K
描述: MICRODAA SGL PCM HIGHWAY 42-QFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 260
系列: MicroDAA™
功能: 數(shù)據(jù)存取裝置(DAA)
接口: PCM,串行,SPI
電路數(shù): 1
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 42-VFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 42-QFN(8x8)
包裝: 管件
包括: PCM 通路
DS_1x66B_001
73M1866B/73M1966B Data Sheet
Rev. 1.6
47
8.2
PCM Clock Frequencies
The 73M1x66B supports the following PCLK input frequencies:
256 kHz
512 kHz
768 kHz
1.024 MHz
1.536 MHz
1.544 MHz
2.048 MHz
3.088 MHz
4.096 MHz
6.176 MHz
8.192 MHz
The 73M1x66B automatically detects the frequency of PCLK and adjusts its internal PLL parameters
accordingly. At startup, the first eight frames are discarded. The next eight frames are used to count the
number of PCLK cycles during each frame. If the count differs among these eight frames or if the count is
a non-supported value, then a PCLKDT interrupt is asserted.
If PCLK is set at a frequency different from the above list, the PLL will be set for a PCLK of 2.048 MHz.
Since there will be a discrepancy between the frequency of PCLK and the frequency considered for PLL
settings, a PCLKDT interrupt may occur if required. It takes about 20 PCM frames before PLL is locked,
which is shown through the assertion of the FRCVCO status bit. PCLK must be running for several
cycles when reset is de-asserted. After that point, SPI transactions can start.
8.3
Master Mode
The default mode of operation for the PCM highway in the 73M1x66B is the slave mode i.e.,
FS and
PCLK are inputs to the device. The 73M1x66B offers a master mode by which a 4.096 MHz clock is
applied to the PCLKI pin. The master clock is divided by two to generate a 2.048 MHz clock that is
connected to the PCM highway via the PCLKO pin. Similarly,
FS of one 2.048 MHz period long is
generated and driven to the PCM highway.
The master mode is set by setting the MASTER bit.
8.4
A-
law / μ-law Compander
The 73M1x66B may be programmed for compressed A-
law mode, compressed μ-law mode, or linear
mode. Compression schemes are used to minimize the bandwidth required for exchanging data samples
on the PCM highway. For instance, when PCLK is 8.192 MHz there are 128 8-bit time slots available.
The density of the overall system is halved when working in linear mode, which requires 16-bit time slots.
The 73M1x66B fully complies with the A-
law and μ-law companding specifications defined in the ITU-T
Recommendation G.711.
相關(guān)PDF資料
PDF描述
73M2901CE-IGVR/F IC MODEM 3.3V V.22BIS 32-TQFP
73S1209F-68IMR/F/P IC SMART CARD READER PROG 68-QFN
73S1210F-68IMR/F/P IC SMART CARD READER PROG 68-QFN
73S1215F-68IMR/F/P IC SMART CARD READER PROG 68-QFN
73S1217F-68IMR/F/P IC SMART CARD READER PROG 68-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73M1866B-IMR/F 功能描述:電信線路管理 IC MicroDAA w/PCM Highway RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
73M1866B-KEYCHN 功能描述:網(wǎng)絡(luò)開(kāi)發(fā)工具 73M1866B Keychain Brd RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
73M1902-IM/F 功能描述:電信線路管理 IC MicroDAA Chip Set Host Side RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
73M1902-IMR/F 功能描述:電信線路管理 IC MicroDAA Chip Set Host Side RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
73M1902-IVT/F 功能描述:電信線路管理 IC MicroDAA Chip Set Host Side RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray