參數(shù)資料
型號： 71M6534-IGTR/F
廠商： TERIDIAN SEMICONDUCTOR CORP
元件分類： 模擬信號調(diào)理
英文描述： SPECIALTY ANALOG CIRCUIT, PQFP120
封裝： LEAD FREE, LQFP-120
文件頁數(shù)： 43/124頁
文件大?。?/td> 2008K
代理商： 71M6534-IGTR/F
FDS_6533_6534_004
71M6533/71M6534 Data Sheet
v1.1
2007-2009 TERIDIAN Semiconductor Corporation
25
Table 13: Stretch Memory Cycle Width
CKCON[2:0]
Stretch
Value
Read Signal Width
Write Signal Width
memaddr
memrd
memaddr
memwr
000
0
1
2
1
001
1
2
3
1
010
2
3
4
2
011
3
4
5
3
100
4
5
6
4
101
5
6
7
5
110
6
7
8
6
111
7
8
9
7
1.3.4
71M6533/71M6534-Specific Special Function Registers
Table 14 shows the location and description of the 71M6533/71M6534-specific SFRs.
Table 14: 71M6533/71M6534 Specific SFRs
Register
(Alternate
Name)
SFR
Address
Bit Field
Name
R/W
Description
EEDATA
0x9E
R/W
I
2C EEPROM interface data register.
EECTRL
0x9F
R/W
I
2C EEPROM interface control register. See
Section 1.4.10 EEPROM Interface for a descrip-
tion of the command and status bits available
for EECTRL.
ERASE
(FLSH_ERASE)
0x94
W
This register is used to initiate either the Flash
Mass Erase cycle or the Flash Page Erase cycle.
See the Flash Memory section for details.
FL_BANK[2:0]
0xB6[2:0]
R/W
Flash Bank Selection.
PGADDR
(FLSH_PGADR)
0xB7
R/W
Flash Page Erase Address register. Contains
the flash memory page address (page 0 through
page 127) that will be erased (default = 0x00).
Must be re-written for each new Page Erase
cycle.
FLSHCRL
0xB2[0]
FLSH_PWE
R/W
Program Write Enable:
0:
MOVX commands refer to XRAM Space,
normal operation (default).
1:
MOVX @DPTR,A moves A to Program
Space (Flash) @ DPTR.
0xB2[1]
FLSH_MEEN
W
Mass Erase Enable:
0:
Mass Erase disabled (default).
1:
Mass Erase enabled.
Must be re-written for each new Mass Erase cycle.
0xB2[4]
WRPROT_CE
Protects flash from address CE_LCTN*1024 to
the end of memory from flash page erase.
0xB2[5]
WRPROT_BT
Protects flash from address 0 to address
BOOT_SIZE*1024 from flash page erase.
0xB2[6]
SECURE
R/W
Enables security provisions that prevent external
reading of flash memory and CE program RAM.
This bit is reset on chip reset and may only be set.
Attempts to write zero are ignored.
0xB2[7]
PREBOOT
R
Indicates that the preboot sequence is active.
相關(guān)PDF資料
PDF描述
71M6534H-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP120
71M6534-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP120
71M6533H-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6533H-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6533-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71M6541D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:71M6541D/71M6541F/71M6541G/71M6542F/71M6542G 是 TeridianTM 的第4 代高集成度單相電表SoC
71M6541D_1111 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Energy Meter ICs
71M6541D-IGT/F 功能描述:計量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6541D-IGTR/F 功能描述:計量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6541DT-IGT/F 制造商:Maxim Integrated Products 功能描述:ENERGY METER ICS - Rail/Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*