參數(shù)資料
型號(hào): 71M6532D-IGTR/F
廠商: TERIDIAN SEMICONDUCTOR CORP
元件分類: 電源管理
英文描述: 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100
封裝: LEAD FREE, LQFP-100
文件頁(yè)數(shù): 115/120頁(yè)
文件大?。?/td> 2477K
代理商: 71M6532D-IGTR/F
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)當(dāng)前第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
Data Sheet 71M6531D/F-71M6532D/F
FDS 6531/6532 005
94
2005-2010 TERIDIAN Semiconductor Corporation
v1.3
The maximum time jitter is 67 s and is independent of the number of pulses measured. Thus, if the pulse
generator is monitored for one second, the peak jitter is 67 ppm. After 10 seconds, the peak jitter is 6.7 ppm.
The average jitter is always zero. If it is attempted to drive either pulse generator faster than its maximum
rate, it will simply output at its maximum rate without exhibiting any rollover characteristics. The actual
pulse rate, using WSUM as an example, is:
Hz
X
F
WSUM
WRATE
RATE
S
46
2
=
,
where FS = sampling frequency (2520.6 Hz) and X = Pulse speed factor (as defined in the CECONFIG
register with the PULSE_FAST and PULSE_SLOW bits).
Table 64: CE Pulse Generation Parameters
CE
Address
Name
Default
Description
0x21
WRATE
827
Kh = VMAX*IMAX*47.1132 / (In_8*WRATE*NACC*X) Wh/pulse. The
default value results in a Kh of 1.0 Wh/pulse when 2520 samples
are taken in each accumulation interval (and VMAX=600,
IMAX = 442 [for 400
Ω shunt], In_8 = 1, X = 6).
Maximum value = 2
15 -1.
0x41
APULSEW
0
Watt pulse generator input (see DIO_PW bit). The output pulse
rate is: APULSEW * FS * 2
-32 * WRATE * X * 2-14. This input is buffered
and can be loaded during a computation interval. The change will
take effect at the beginning of the next interval.
0x42
APULSER
0
VAR pulse generator input (see DIO_PV bit). The output pulse rate
is: APULSER * FS*2
-32 * WRATE * X * 2-14. This input is buffered and
can be loaded during a computation interval. The change will take
effect at the beginning of the next interval.
0x43
APULSE2
0
Third pulse generator input (see DIO_PV bit). The output pulse
rate is: APULSE2 * FS*2
-32 * WRATE * X * 2-14. This input is buffered
and can be loaded during a computation interval. The change will
take effect at the beginning of the next interval.
0x44
APULSE3
0
Fourth pulse generator input (see DIO_PV bit). The output pulse
rate is: APULSE3 * FS*2
-32 * WRATE * X * 2-14. This input is buffered
and can be loaded during a computation interval. The change will
take effect at the beginning of the next interval.
0x38
PULSE
WIDTH
12
Register for pulse width control of XPULSE and YPULSE. The max-
imum pulse width is (2*PULSEWIDTH+1)*(1/FS). The default value
will generate pulses of 10 ms width at FS = 2520.62 Hz.
4.3.9
CE Calibration Parameters
Table 65 lists the parameters that are typically entered to effect calibration of meter accuracy.
Table 65: CE Calibration Parameters
CE
Address
Name
Default
Description
0x10
CAL_IA
16384
These constants control the gain of their respective channels. The
nominal value for each parameter is 2
14 = 16384. The gain of each
channel is directly proportional to its gain constant. Thus, if the
gain of the IA channel is 1% slow, CAL_IA should be scaled by
1/(1 – 0.01) and the resulting value is 16549.
0x11
CAL_VA
16384
0x12
CAL_IB
16384
0x13
CAL_VB
16384
0x18
PHADJ_A
0
These two constants control the CT phase compensation. No
compensation occurs when PHADJ_X = 0. As PHADJ_X is increased,
more compensation (lag) is introduced. Range:
± 215 – 1. If it is
desired to delay the current by the angle
Φ, the equations are:
相關(guān)PDF資料
PDF描述
71M6532F-IGT/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100
71M6531D-IM/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68
71M6531F-IMR/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68
71M6531F-IM/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68
71M6532D-IGTR/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71M6532F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC
71M6532F-IGT/F 功能描述:計(jì)量片上系統(tǒng) - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6532F-IGT/F1 功能描述:計(jì)量片上系統(tǒng) - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6532F-IGTR/F 功能描述:計(jì)量片上系統(tǒng) - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6532F-IGTR/F1 功能描述:計(jì)量片上系統(tǒng) - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel