- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298480 > 70V9389L9PRFI8 (INTEGRATED DEVICE TECHNOLOGY INC) 64K X 18 DUAL-PORT SRAM, 20 ns, PQFP128 PDF資料下載
參數(shù)資料
| 型號： | 70V9389L9PRFI8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | SRAM |
| 英文描述： | 64K X 18 DUAL-PORT SRAM, 20 ns, PQFP128 |
| 封裝： | TQFP-128 |
| 文件頁數(shù)： | 16/19頁 |
| 文件大小： | 211K |
| 代理商： | 70V9389L9PRFI8 |
6.42
6
IDT70V9389/289L
High-Speed 3.3V 64K x18/x16 Dual-Port Synchronous Pipelined Static RAM
Industrial & Commercial Temperature Ranges
NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2.
ADS, CNTEN, CNTRST = X.
3.
OE is an asynchronous input signal.
4.
LB and UB are single buffered regardless of state of FT/PIPE.
5.
CEo and CE1 are single buffered when FT/PIPE = VIL. CEo and CE1 are double buffered when FT/PIPE = VIH, i.e. the signals take two cycles to deselect.
6. I/O8 - I/O15 for IDT70V9289.
7. I/O0 - I/O7 for IDT70V9289.
Truth Table I—Read/Write and Enable Control(1,2,3)
Pin Names
Left Port
Right Port
Names
CE0L, CE1L
CE0R, CE1R
Chip Enables
(3)
R/
WL
R/
WR
Read/Write Enable
OEL
OER
Output Enable
A0L - A15L
A0R - A15R
Address
I/O0L - I/O17L(1)
I/O0R - I/O17R(1)
Data Input/Output
CLKL
CLKR
Clock
UBL
UBR
Upper Byte Select(2)
LBL
LBR
Lower Byte Select
(2)
ADSL
ADSR
Address Strobe Enable
CNTENL
CNTENR
Counter Enable
CNTRSTL
CNTRSTR
Counter Reset
FT/PIPEL
FT/PIPER
Flow-Through / Pipeline
VDD
Power (3.3V)
VSS
Ground (0V)
4856 tbl 01
OE
CLK
CE0(5)
CE1
(5)
UB(4)
LB(4)
R/
W
Upper Byte
I/O9-17
(6)
Lower Byte
I/O0-8
(7)
MODE
X
↑
H
X
High-Z
Deselected–Power Down
X
↑
X
L
X
High-Z
Deselected–Power Down
X
↑
L
H
X
High-Z
Both Bytes Deselected
X
↑
LH
L
DIN
High-Z
Write to Upper Byte Only
X
↑
LH
H
L
High-Z
DATAIN
Write to Lower Byte Only
X
↑
LH
L
DATAIN
Write to Both Bytes
L
↑
LH
H
DATAOUT
High-Z
Read Upper Byte Only
L
↑
LH
H
L
H
High-Z
DATAOUT
Read Lower Byte Only
L
↑
LH
L
H
DATAOUT
Read Both Bytes
H
X
L
H
L
X
High-Z
Outputs Disabled
4856 tbl 02
NOTE:
1. I/O0X - I/O15X for IDT70V9289.
2.
LB and UB are single buffered regardless of state of FT/PIPE.
3.
CEo and CE1 are single buffered when FT/PIPE = VIL,
CEo and CE1 are double buffered when FT/PIPE = VIH,
i.e. the signals take two cycles to deselect.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT70V9289L9PRF8 | 64K X 16 DUAL-PORT SRAM, 20 ns, PQFP128 |
| 710026-3 | 25 mm2, COPPER ALLOY, TIN FINISH, WIRE TERMINAL |
| 710027-5 | 35 mm2, COPPER ALLOY, TIN FINISH, WIRE TERMINAL |
| 710027-2 | 35 mm2, COPPER ALLOY, TIN FINISH, WIRE TERMINAL |
| 710027-1 | 35 mm2, COPPER ALLOY, TIN FINISH, WIRE TERMINAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 70W1278-1 | 功能描述:STANDOFF 4-40 HEX 1" RoHS:是 類別:繼電器 >> 配件 系列:- 其它有關(guān)文件:Declaration of Conformity 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:散熱片 技術(shù)規(guī)格:3.5° C/W 適用于相關(guān)產(chǎn)品:Multiple 系列 顏色:- |
| 70W1279-1 | 功能描述:THUMBSCR 4-40 RoHS:是 類別:繼電器 >> 配件 系列:- 其它有關(guān)文件:Declaration of Conformity 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:散熱片 技術(shù)規(guī)格:3.5° C/W 適用于相關(guān)產(chǎn)品:Multiple 系列 顏色:- |
| 70W3270-11 | 功能描述:BRACKET HOLD DOWN 16PS RoHS:是 類別:繼電器 >> 配件 系列:- 其它有關(guān)文件:Declaration of Conformity 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:散熱片 技術(shù)規(guī)格:3.5° C/W 適用于相關(guān)產(chǎn)品:Multiple 系列 顏色:- |
| 70W3270-12 | 功能描述:BRACKET HOLD DOWN 12PS RoHS:是 類別:繼電器 >> 配件 系列:- 其它有關(guān)文件:Declaration of Conformity 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:散熱片 技術(shù)規(guī)格:3.5° C/W 適用于相關(guān)產(chǎn)品:Multiple 系列 顏色:- |
| 70W3270-13 | 功能描述:BRACKET HOLD DOWN 8PS RoHS:是 類別:繼電器 >> 配件 系列:- 其它有關(guān)文件:Declaration of Conformity 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:散熱片 技術(shù)規(guī)格:3.5° C/W 適用于相關(guān)產(chǎn)品:Multiple 系列 顏色:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。